

Chapter 13

Event Task Matrix (ETM)

13.1 Overview

The Event Task Matrix (ETM) peripheral contains 50 configurable channels. Each channel can map an event of any specified peripheral to a task of any specified peripheral. In this way, peripherals can be triggered to execute specified tasks without CPU intervention.

13.2 Features

The Event Task Matrix has the following features:

- Receive various events from multiple peripherals
- Generate various tasks for multiple peripherals
- 50 independently configurable ETM channels
- An ETM channel can be set up to receive any event, and map it to any task
- Each ETM channel can be enabled independently. If not enabled, the channel will not respond to the configured event and generate the task mapped to that event
- Support for checking event and task status
- Peripherals supporting ETM include GPIO, LED PWM, general-purpose timers, RTC Timer, system timer, MCPWM, temperature sensor, ADC, I2S, LP CPU, GDMA-AHB, GDMA-AXI, 2D DMA, and PMU

Note that the 50 ETM channels are identical regarding their features and operations. Thus, in the following sections, ETM channels are collectively referred to as channel *n* (where *n* ranges from 0 to 49).

13.3 Functional Description

13.3.1 Architecture

The Event Task Matrix has 50 independent channels. A channel can choose any event as input, and map the event to any task as output (see Section 13.3.2 and Section 13.3.3 respectively). Each channel has an individual enable bit (see Section 13.3.6).


Figure 13.3-1. ETM Channel n Architecture

Figure 13.3-1 illustrates the structure of an ETM channel. The `SOC_ETM_CH $n$ _EVT_ID` field configures the MUX (multiplexer) to select one of the events as the input of channel n . The `SOC_ETM_CH $n$ _TASK_ID` field configures the DEMUX (demultiplexer) to map the event selected by channel n to one of the tasks. `SOC_ETM_CH_ENABLE $n$` and `SOC_ETM_CH_DISABLE $n$` are used to enable or disable channel n . `SOC_ETM_CH_ENABLED $n$` is used to indicate the status of the channel n .

13.3.2 Events

An ETM channel can be set up to choose which event to receive by configuring the `SOC_ETM_CH $n$ _EVT_ID` field. Table 13.3-1 shows the configuration values of `SOC_ETM_CH $n$ _EVT_ID` and their corresponding events.

Table 13.3-1. Selectable Events for ETM Channel n

<code>SOC_ETM_CHn_EVT_ID</code>	Selected Event	Peripheral Generating This Event
1	GPIO_EVT_CHO_RISE_EDGE	GPIO
2	GPIO_EVT_CH1_RISE_EDGE	
3	GPIO_EVT_CH2_RISE_EDGE	
4	GPIO_EVT_CH3_RISE_EDGE	
5	GPIO_EVT_CH4_RISE_EDGE	
6	GPIO_EVT_CH5_RISE_EDGE	
7	GPIO_EVT_CH6_RISE_EDGE	
8	GPIO_EVT_CH7_RISE_EDGE	
9	GPIO_EVT_CHO_FALL_EDGE	
10	GPIO_EVT_CH1_FALL_EDGE	

SOC_ETM_CH n _EVT_ID	Selected Event	Peripheral Generating This Event
11	GPIO_EVT_CH2_FALL_EDGE	
12	GPIO_EVT_CH3_FALL_EDGE	
13	GPIO_EVT_CH4_FALL_EDGE	
14	GPIO_EVT_CH5_FALL_EDGE	
15	GPIO_EVT_CH6_FALL_EDGE	
16	GPIO_EVT_CH7_FALL_EDGE	
17	GPIO_EVT_CH0_ANY_EDGE	
18	GPIO_EVT_CH1_ANY_EDGE	
19	GPIO_EVT_CH2_ANY_EDGE	
20	GPIO_EVT_CH3_ANY_EDGE	
21	GPIO_EVT_CH4_ANY_EDGE	
22	GPIO_EVT_CH5_ANY_EDGE	
23	GPIO_EVT_CH6_ANY_EDGE	
24	GPIO_EVT_CH7_ANY_EDGE	
25	GPIO_EVT_ZERO_DET_POS0	
26	GPIO_EVT_ZERO_DET_NEG0	
27	GPIO_EVT_ZERO_DET_POS1	
28	GPIO_EVT_ZERO_DET_NEG1	
29	LEDC_EVT_DUTY_CHNG_END_CH0	LED PWM Controller (LEDC)
30	LEDC_EVT_DUTY_CHNG_END_CH1	
31	LEDC_EVT_DUTY_CHNG_END_CH2	
32	LEDC_EVT_DUTY_CHNG_END_CH3	
33	LEDC_EVT_DUTY_CHNG_END_CH4	
34	LEDC_EVT_DUTY_CHNG_END_CH5	
35	LEDC_EVT_DUTY_CHNG_END_CH6	
36	LEDC_EVT_DUTY_CHNG_END_CH7	
37	LEDC_EVT_OVF_CNT_PLS_CH0	
38	LEDC_EVT_OVF_CNT_PLS_CH1	
39	LEDC_EVT_OVF_CNT_PLS_CH2	
40	LEDC_EVT_OVF_CNT_PLS_CH3	
41	LEDC_EVT_OVF_CNT_PLS_CH4	
42	LEDC_EVT_OVF_CNT_PLS_CH5	
43	LEDC_EVT_OVF_CNT_PLS_CH6	
44	LEDC_EVT_OVF_CNT_PLS_CH7	
45	LEDC_EVT_TIME_OVF_TIMER0	
46	LEDC_EVT_TIME_OVF_TIMER1	
47	LEDC_EVT_TIME_OVF_TIMER2	
48	LEDC_EVT_TIME_OVF_TIMER3	
49	LEDC_EVT_TIMER0_CMP	
50	LEDC_EVT_TIMER1_CMP	
51	LEDC_EVT_TIMER2_CMP	
52	LEDC_EVT_TIMER3_CMP	
53	TGO_EVT_CNT_CMP_TIMER0	General-purpose timer group 0
55	TG1_EVT_CNT_CMP_TIMER0	General-purpose timer group 1
57	SYSTIMER_EVT_CNT_CMPO	System Timer

SOC_ETM_CH _n _EVT_ID	Selected Event	Peripheral Generating This Event
58	SYSTIMER_EVT_CNT_CMP1	
59	SYSTIMER_EVT_CNT_CMP2	
60	MCPWMO_EVT_TIMER0_STOP	MCPWMO
61	MCPWMO_EVT_TIMER1_STOP	
62	MCPWMO_EVT_TIMER2_STOP	
63	MCPWMO_EVT_TIMER0_TEZ	
64	MCPWMO_EVT_TIMER1_TEZ	
65	MCPWMO_EVT_TIMER2_TEZ	
66	MCPWMO_EVT_TIMER0_TEP	
67	MCPWMO_EVT_TIMER1_TEP	
68	MCPWMO_EVT_TIMER2_TEP	
69	MCPWMO_EVT_OPO_TEA	
70	MCPWMO_EVT_OP1_TEA	
71	MCPWMO_EVT_OP2_TEA	
72	MCPWMO_EVT_OPO_TEB	
73	MCPWMO_EVT_OP1_TEB	
74	MCPWMO_EVT_OP2_TEB	
75	MCPWMO_EVT_F0	
76	MCPWMO_EVT_F1	
77	MCPWMO_EVT_F2	
78	MCPWMO_EVT_F0_CLR	
79	MCPWMO_EVT_F1_CLR	
80	MCPWMO_EVT_F2_CLR	
81	MCPWMO_EVT_TZ0_CBC	
82	MCPWMO_EVT_TZ1_CBC	
83	MCPWMO_EVT_TZ2_CBC	
84	MCPWMO_EVT_TZ0_OST	
85	MCPWMO_EVT_TZ1_OST	
86	MCPWMO_EVT_TZ2_OST	
87	MCPWMO_EVT_CAP0	
88	MCPWMO_EVT_CAP1	
89	MCPWMO_EVT_CAP2	
90	MCPWMO_EVT_OPO_TEE1	
91	MCPWMO_EVT_OP1_TEE1	
92	MCPWMO_EVT_OP2_TEE1	
93	MCPWMO_EVT_OPO_TEE2	
94	MCPWMO_EVT_OP1_TEE2	
95	MCPWMO_EVT_OP2_TEE2	
96	MCPWM1_EVT_TIMER0_STOP	MCPWM1
97	MCPWM1_EVT_TIMER1_STOP	
98	MCPWM1_EVT_TIMER2_STOP	
99	MCPWM1_EVT_TIMER0_TEZ	
100	MCPWM1_EVT_TIMER1_TEZ	
101	MCPWM1_EVT_TIMER2_TEZ	
102	MCPWM1_EVT_TIMER0_TEP	

SOC_ETM_CH n _EVT_ID	Selected Event	Peripheral Generating This Event
103	MCPWM1_EVT_TIMER1_TEP	
104	MCPWM1_EVT_TIMER2_TEP	
105	MCPWM1_EVT_OPO_TEA	
106	MCPWM1_EVT_OP1_TEA	
107	MCPWM1_EVT_OP2_TEA	
108	MCPWM1_EVT_OPO_TEB	
109	MCPWM1_EVT_OP1_TEB	
110	MCPWM1_EVT_OP2_TEB	
111	MCPWM1_EVT_F0	
112	MCPWM1_EVT_F1	
113	MCPWM1_EVT_F2	
114	MCPWM1_EVT_F0_CLR	
115	MCPWM1_EVT_F1_CLR	
116	MCPWM1_EVT_F2_CLR	
117	MCPWM1_EVT_TZ0_CBC	
118	MCPWM1_EVT_TZ1_CBC	
119	MCPWM1_EVT_TZ2_CBC	
120	MCPWM1_EVT_TZ0_OST	
121	MCPWM1_EVT_TZ1_OST	
122	MCPWM1_EVT_TZ2_OST	
123	MCPWM1_EVT_CAPO	
124	MCPWM1_EVT_CAP1	
125	MCPWM1_EVT_CAP2	
126	MCPWM1_EVT_OPO_TEE1	
127	MCPWM1_EVT_OP1_TEE1	
128	MCPWM1_EVT_OP2_TEE1	
129	MCPWM1_EVT_OPO_TEE2	
130	MCPWM1_EVT_OP1_TEE2	
131	MCPWM1_EVT_OP2_TEE2	
132	ADC_EVT_CONV_CMPLT0	ADC Controller (ADC)
133	ADC_EVT_EQ_ABOVE_THRESH0	
134	ADC_EVT_EQ_ABOVE_THRESH1	
135	ADC_EVT_EQ_BELOW_THRESH0	
136	ADC_EVT_EQ_BELOW_THRESH1	
138	ADC_EVT_STOPPED0	
139	ADC_EVT_STARTED0	
148	TMPSNSR_EVT_OVER_LIMIT	Temperature Sensor (TSENS)
149	I2SO_EVT_RX_DONE	I2SO
150	I2SO_EVT_TX_DONE	
151	I2SO_EVT_X_WORDS_RECEIVED	
152	I2SO_EVT_X_WORDS_SENT	
153	I2S1_EVT_RX_DONE	I2S1
154	I2S1_EVT_TX_DONE	
155	I2S1_EVT_X_WORDS_RECEIVED	

SOC_ETM_CH n _EVT_ID	Selected Event	Peripheral Generating This Event
156	I2S1_EVT_X_WORDS_SENT	
157	I2S2_EVT_RX_DONE	I2S2
158	I2S2_EVT_TX_DONE	
159	I2S2_EVT_X_WORDS_RECEIVED	
160	I2S2_EVT_X_WORDS_SENT	
161	ULP_EVT_ERR_INTR	Low-Power CPU
162	ULP_EVT_HALT	
163	ULP_EVT_START_INTR	
164	RTC_EVT_TICK	RTC Timer
165	RTC_EVT_OVF	
166	RTC_EVT_CMP	
167	GDMA_AHB_EVT_IN_DONE_CHO	GDMA-AHB
168	GDMA_AHB_EVT_IN_DONE_CH1	
169	GDMA_AHB_EVT_IN_DONE_CH2	
170	GDMA_AHB_EVT_IN_SUC_EOF_CHO	
171	GDMA_AHB_EVT_IN_SUC_EOF_CH1	
172	GDMA_AHB_EVT_IN_SUC_EOF_CH2	
173	GDMA_AHB_EVT_IN_FIFO_EMPTY_CHO	
174	GDMA_AHB_EVT_IN_FIFO_EMPTY_CH1	
175	GDMA_AHB_EVT_IN_FIFO_EMPTY_CH2	
176	GDMA_AHB_EVT_IN_FIFO_FULL_CHO	
177	GDMA_AHB_EVT_IN_FIFO_FULL_CH1	
178	GDMA_AHB_EVT_IN_FIFO_FULL_CH2	
179	GDMA_AHB_EVT_OUT_DONE_CHO	
180	GDMA_AHB_EVT_OUT_DONE_CH1	
181	GDMA_AHB_EVT_OUT_DONE_CH2	
182	GDMA_AHB_EVT_OUT_EOF_CHO	
183	GDMA_AHB_EVT_OUT_EOF_CH1	
184	GDMA_AHB_EVT_OUT_EOF_CH2	
185	GDMA_AHB_EVT_OUT_TOTAL_EOF_CHO	
186	GDMA_AHB_EVT_OUT_TOTAL_EOF_CH1	
187	GDMA_AHB_EVT_OUT_TOTAL_EOF_CH2	
188	GDMA_AHB_EVT_OUT_FIFO_EMPTY_CHO	
189	GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1	
190	GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2	
191	GDMA_AHB_EVT_OUT_FIFO_FULL_CHO	
192	GDMA_AHB_EVT_OUT_FIFO_FULL_CH1	
193	GDMA_AHB_EVT_OUT_FIFO_FULL_CH2	
194	GDMA_AXI_EVT_IN_DONE_CHO	GDMA-AXI
195	GDMA_AXI_EVT_IN_DONE_CH1	
196	GDMA_AXI_EVT_IN_DONE_CH2	
197	GDMA_AXI_EVT_IN_SUC_EOF_CHO	
198	GDMA_AXI_EVT_IN_SUC_EOF_CH1	
199	GDMA_AXI_EVT_IN_SUC_EOF_CH2	
200	GDMA_AXI_EVT_IN_FIFO_EMPTY_CHO	

SOC_ETM_CH n _EVT_ID	Selected Event	Peripheral Generating This Event
201	GDMA_AXI_EVT_IN_FIFO_EMPTY_CH1	
202	GDMA_AXI_EVT_IN_FIFO_EMPTY_CH2	
203	GDMA_AXI_EVT_IN_FIFO_FULL_CHO	
204	GDMA_AXI_EVT_IN_FIFO_FULL_CH1	
205	GDMA_AXI_EVT_IN_FIFO_FULL_CH2	
206	GDMA_AXI_EVT_OUT_DONE_CHO	
207	GDMA_AXI_EVT_OUT_DONE_CH1	
208	GDMA_AXI_EVT_OUT_DONE_CH2	
209	GDMA_AXI_EVT_OUT_EOF_CHO	
210	GDMA_AXI_EVT_OUT_EOF_CH1	
211	GDMA_AXI_EVT_OUT_EOF_CH2	
212	GDMA_AXI_EVT_OUT_TOTAL_EOF_CHO	
213	GDMA_AXI_EVT_OUT_TOTAL_EOF_CH1	
214	GDMA_AXI_EVT_OUT_TOTAL_EOF_CH2	
215	GDMA_AXI_EVT_OUT_FIFO_EMPTY_CHO	
216	GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1	
217	GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2	
218	GDMA_AXI_EVT_OUT_FIFO_FULL_CHO	
219	GDMA_AXI_EVT_OUT_FIFO_FULL_CH1	
220	GDMA_AXI_EVT_OUT_FIFO_FULL_CH2	
221	PMU_EVT_SLEEP_WEEKUP	PMU
222	DMA2D_EVT_IN_DONE_CHO	2D-DMA Controller (2D-DMA)
223	DMA2D_EVT_IN_DONE_CH1	
224	DMA2D_EVT_IN_SUC_EOF_CHO	
225	DMA2D_EVT_IN_SUC_EOF_CH1	
226	DMA2D_EVT_OUT_DONE_CHO	
227	DMA2D_EVT_OUT_DONE_CH1	
228	DMA2D_EVT_OUT_DONE_CH2	
229	DMA2D_EVT_OUT_EOF_CHO	
230	DMA2D_EVT_OUT_EOF_CH1	
231	DMA2D_EVT_OUT_EOF_CH2	
232	DMA2D_EVT_OUT_TOTAL_EOF_CHO	
233	DMA2D_EVT_OUT_TOTAL_EOF_CH1	
234	DMA2D_EVT_OUT_TOTAL_EOF_CH2	

Whenever any of these events occurs, the corresponding peripheral generates a pulse signal. As soon as the pulse signal is high, the event is considered as being received.

For more detailed descriptions of an event, please refer to the chapter for the peripheral generating this event.

13.3.3 Tasks

An ETM channel can be set up to map its event to one of the tasks by configuring the `SOC_ETM_CH $n$ _TASK_ID` field. Table 13.3-2 shows the configuration values of `SOC_ETM_CH $n$ _TASK_ID` and

their corresponding tasks.

Table 13.3-2. Mappable Tasks for ETM Channel n

SOC_ETM_CH n _TASK_ID	Mapped Task	Peripheral Receiving This Task
1	GPIO_TASK_CH0_SET	GPIO
2	GPIO_TASK_CH1_SET	
3	GPIO_TASK_CH2_SET	
4	GPIO_TASK_CH3_SET	
5	GPIO_TASK_CH4_SET	
6	GPIO_TASK_CH5_SET	
7	GPIO_TASK_CH6_SET	
8	GPIO_TASK_CH7_SET	
9	GPIO_TASK_CH0_CLEAR	
10	GPIO_TASK_CH1_CLEAR	
11	GPIO_TASK_CH2_CLEAR	
12	GPIO_TASK_CH3_CLEAR	
13	GPIO_TASK_CH4_CLEAR	
14	GPIO_TASK_CH5_CLEAR	
15	GPIO_TASK_CH6_CLEAR	
16	GPIO_TASK_CH7_CLEAR	
17	GPIO_TASK_CH0_TOGGLE	
18	GPIO_TASK_CH1_TOGGLE	
19	GPIO_TASK_CH2_TOGGLE	
20	GPIO_TASK_CH3_TOGGLE	
21	GPIO_TASK_CH4_TOGGLE	
22	GPIO_TASK_CH5_TOGGLE	
23	GPIO_TASK_CH6_TOGGLE	
24	GPIO_TASK_CH7_TOGGLE	
25	LEDC_TASK_TIMER0_RES_UPDATE	LED PWM Controller (LEDC)
26	LEDC_TASK_TIMER1_RES_UPDATE	
27	LEDC_TASK_TIMER2_RES_UPDATE	
28	LEDC_TASK_TIMER3_RES_UPDATE	
29	LEDC_TASK_DUTY_SCALE_UPDATE_CH0	
30	LEDC_TASK_DUTY_SCALE_UPDATE_CH1	
31	LEDC_TASK_DUTY_SCALE_UPDATE_CH2	
32	LEDC_TASK_DUTY_SCALE_UPDATE_CH3	
33	LEDC_TASK_DUTY_SCALE_UPDATE_CH4	
34	LEDC_TASK_DUTY_SCALE_UPDATE_CH5	
35	LEDC_TASK_DUTY_SCALE_UPDATE_CH6	
36	LEDC_TASK_DUTY_SCALE_UPDATE_CH7	
37	LEDC_TASK_TIMER0_CAP	
38	LEDC_TASK_TIMER1_CAP	
39	LEDC_TASK_TIMER2_CAP	
40	LEDC_TASK_TIMER3_CAP	
41	LEDC_TASK_SIG_OUT_DIS_CH0	

SOC_ETM_CHn_TASK_ID	Mapped Task	Peripheral Receiving This Task
42	LEDC_TASK_SIG_OUT_DIS_CH1	
43	LEDC_TASK_SIG_OUT_DIS_CH2	
44	LEDC_TASK_SIG_OUT_DIS_CH3	
45	LEDC_TASK_SIG_OUT_DIS_CH4	
46	LEDC_TASK_SIG_OUT_DIS_CH5	
47	LEDC_TASK_SIG_OUT_DIS_CH6	
48	LEDC_TASK_SIG_OUT_DIS_CH7	
49	LEDC_TASK_OVF_CNT_RST_CHO	
50	LEDC_TASK_OVF_CNT_RST_CH1	
51	LEDC_TASK_OVF_CNT_RST_CH2	
52	LEDC_TASK_OVF_CNT_RST_CH3	
53	LEDC_TASK_OVF_CNT_RST_CH4	
54	LEDC_TASK_OVF_CNT_RST_CH5	
55	LEDC_TASK_OVF_CNT_RST_CH6	
56	LEDC_TASK_OVF_CNT_RST_CH7	
57	LEDC_TASK_TIMER0_RST	
58	LEDC_TASK_TIMER1_RST	
59	LEDC_TASK_TIMER2_RST	
60	LEDC_TASK_TIMER3_RST	
61	LEDC_TASK_TIMER0_RESUME	
62	LEDC_TASK_TIMER1_RESUME	
63	LEDC_TASK_TIMER2_RESUME	
64	LEDC_TASK_TIMER3_RESUME	
65	LEDC_TASK_TIMER0_PAUSE	
66	LEDC_TASK_TIMER1_PAUSE	
67	LEDC_TASK_TIMER2_PAUSE	
68	LEDC_TASK_TIMER3_PAUSE	
69	LEDC_TASK_GAMMA_RESTART_CHO	
70	LEDC_TASK_GAMMA_RESTART_CH1	
71	LEDC_TASK_GAMMA_RESTART_CH2	
72	LEDC_TASK_GAMMA_RESTART_CH3	
73	LEDC_TASK_GAMMA_RESTART_CH4	
74	LEDC_TASK_GAMMA_RESTART_CH5	
75	LEDC_TASK_GAMMA_RESTART_CH6	
76	LEDC_TASK_GAMMA_RESTART_CH7	
77	LEDC_TASK_GAMMA_PAUSE_CHO	
78	LEDC_TASK_GAMMA_PAUSE_CH1	
79	LEDC_TASK_GAMMA_PAUSE_CH2	
80	LEDC_TASK_GAMMA_PAUSE_CH3	
81	LEDC_TASK_GAMMA_PAUSE_CH4	
82	LEDC_TASK_GAMMA_PAUSE_CH5	
83	LEDC_TASK_GAMMA_PAUSE_CH6	
84	LEDC_TASK_GAMMA_PAUSE_CH7	
85	LEDC_TASK_GAMMA_RESUME_CHO	
86	LEDC_TASK_GAMMA_RESUME_CH1	

SOC_ETM_CHn_TASK_ID	Mapped Task	Peripheral Receiving This Task
87	LEDC_TASK_GAMMA_RESUME_CH2	
88	LEDC_TASK_GAMMA_RESUME_CH3	
89	LEDC_TASK_GAMMA_RESUME_CH4	
90	LEDC_TASK_GAMMA_RESUME_CH5	
91	LEDC_TASK_GAMMA_RESUME_CH6	
92	LEDC_TASK_GAMMA_RESUME_CH7	
93	TGO_TASK_CNT_START_TIMER0	General-purpose timer group 0
94	TGO_TASK_ALARM_START_TIMER0	
95	TGO_TASK_CNT_STOP_TIMER0	
96	TGO_TASK_CNT_RELOAD_TIMER0	
97	TGO_TASK_CNT_CAP_TIMER0	
103	TG1_TASK_CNT_START_TIMER0	General-purpose timer group 1
104	TG1_TASK_ALARM_START_TIMER0	
105	TG1_TASK_CNT_STOP_TIMER0	
106	TG1_TASK_CNT_RELOAD_TIMER0	
107	TG1_TASK_CNT_CAP_TIMER0	
113	MCPWMO_TASK_CMPRO_A_UP	MCPWMO
114	MCPWMO_TASK_CMPR1_A_UP	
115	MCPWMO_TASK_CMPR2_A_UP	
116	MCPWMO_TASK_CMPRO_B_UP	
117	MCPWMO_TASK_CMPR1_B_UP	
118	MCPWMO_TASK_CMPR2_B_UP	
119	MCPWMO_TASK_GEN_STOP	
120	MCPWMO_TASK_TIMER0_SYN	
121	MCPWMO_TASK_TIMER1_SYN	
122	MCPWMO_TASK_TIMER2_SYN	
123	MCPWMO_TASK_TIMER0_PERIOD_UP	
124	MCPWMO_TASK_TIMER1_PERIOD_UP	
125	MCPWMO_TASK_TIMER2_PERIOD_UP	
126	MCPWMO_TASK_TZO_OST	
127	MCPWMO_TASK_TZ1_OST	
128	MCPWMO_TASK_TZ2_OST	
129	MCPWMO_TASK_CLR0_OST	
130	MCPWMO_TASK_CLR1_OST	
131	MCPWMO_TASK_CLR2_OST	
132	MCPWMO_TASK_CAPO	
133	MCPWMO_TASK_CAP1	
134	MCPWMO_TASK_CAP2	
135	MCPWM1_TASK_CMPRO_A_UP	MCPWM1
136	MCPWM1_TASK_CMPR1_A_UP	
137	MCPWM1_TASK_CMPR2_A_UP	
138	MCPWM1_TASK_CMPRO_B_UP	
139	MCPWM1_TASK_CMPR1_B_UP	
140	MCPWM1_TASK_CMPR2_B_UP	
141	MCPWM1_TASK_GEN_STOP	

SOC_ETM_CHn_TASK_ID	Mapped Task	Peripheral Receiving This Task
142	MCPWM1_TASK_TIMER0_SYN	
143	MCPWM1_TASK_TIMER1_SYN	
144	MCPWM1_TASK_TIMER2_SYN	
145	MCPWM1_TASK_TIMER0_PERIOD_UP	
146	MCPWM1_TASK_TIMER1_PERIOD_UP	
147	MCPWM1_TASK_TIMER2_PERIOD_UP	
148	MCPWM1_TASK_TZ0_OST	
149	MCPWM1_TASK_TZ1_OST	
150	MCPWM1_TASK_TZ2_OST	
151	MCPWM1_TASK_CLR0_OST	
152	MCPWM1_TASK_CLR1_OST	
153	MCPWM1_TASK_CLR2_OST	
154	MCPWM1_TASK_CAP0	
155	MCPWM1_TASK_CAP1	
156	MCPWM1_TASK_CAP2	
157	ADC_TASK_SAMPLE0	ADC Controller (ADC)
159	ADC_TASK_START0	
160	ADC_TASK_STOP0	
165	TMPSNSR_TASK_START_SAMPLE	Temperature Sensor (TSENS)
166	TMPSNSR_TASK_STOP_SAMPLE	
167	I2S0_TASK_START_RX	I2S0
168	I2S0_TASK_START_TX	
169	I2S0_TASK_STOP_RX	
170	I2S0_TASK_STOP_TX	
171	I2S1_TASK_START_RX	I2S1
172	I2S1_TASK_START_TX	
173	I2S1_TASK_STOP_RX	
174	I2S1_TASK_STOP_TX	
175	I2S2_TASK_START_RX	I2S2
176	I2S2_TASK_START_TX	
177	I2S2_TASK_STOP_RX	
178	I2S2_TASK_STOP_TX	
179	ULP_TASK_WEAKUP_CPU	Low-Power CPU
180	ULP_TASK_INT_CPU	
185	GDMA_AHB_TASK_IN_START_CH0	GDMA-AHB
186	GDMA_AHB_TASK_IN_START_CH1	
187	GDMA_AHB_TASK_IN_START_CH2	
188	GDMA_AHB_TASK_OUT_START_CH0	
189	GDMA_AHB_TASK_OUT_START_CH1	
190	GDMA_AHB_TASK_OUT_START_CH2	
191	GDMA_AXI_TASK_IN_START_CH0	GDMA-AXI
192	GDMA_AXI_TASK_IN_START_CH1	
193	GDMA_AXI_TASK_IN_START_CH2	
194	GDMA_AXI_TASK_OUT_START_CH0	
195	GDMA_AXI_TASK_OUT_START_CH1	

SOC_ETM_CH n _TASK_ID	Mapped Task	Peripheral Receiving This Task
196	GDMA_AXI_TASK_OUT_START_CH2	
197	PMU_TASK_SLEEP_REQ	PMU
198	DMA2D_TASK_IN_START_CH0	2D-DMA Controller (2D-DMA)
199	DMA2D_TASK_IN_START_CH1	
200	DMA2D_TASK_IN_DSCR_READY_CH0	
201	DMA2D_TASK_IN_DSCR_READY_CH1	
202	DMA2D_TASK_OUT_START_CH0	
203	DMA2D_TASK_OUT_START_CH1	
204	DMA2D_TASK_OUT_START_CH2	
205	DMA2D_TASK_OUT_DSCR_READY_CH0	
206	DMA2D_TASK_OUT_DSCR_READY_CH1	
207	DMA2D_TASK_OUT_DSCR_READY_CH2	

When a channel receives a valid event pulse signal, it generates the mapped task pulse signal.

For more detailed descriptions of a task, please refer to the chapter for the peripheral receiving this task.

Events from different channels can be optionally mapped to the same task. For example, field [SOC_ETM_CH \$n\$ _TASK_ID](#) of multiple channels can be configured with the same value, and field [SOC_ETM_CH \$n\$ _EVT_ID](#) can be configured with the same or different values. In this case, when the event received by any of the channels is valid, the task is generated. If events received by multiple channels are valid at the same time, the task will be generated only once.

13.3.4 Event and Task Status

The ETM module supports checking the status of events and tasks by reading registers as follows:

- Event status can be checked by reading the [SOC_ETM_EVT_ST \$n\$ _REG](#) register. If the field corresponding to an event is 1, it indicates that the event has been received by ETM. Otherwise, it indicates that the event has not been received by ETM. The fields in the [SOC_ETM_EVT_ST \$n\$ _REG](#) register can be cleared by writing 1 to the corresponding fields in the [SOC_ETM_EVT_ST \$n\$ _CLR_REG](#) register.
- Task status can be checked by reading the [SOC_ETM_TASK_ST \$n\$ _REG](#) register. If the field corresponding to a task is 1, it indicates that the task has been generated by ETM. Otherwise, it indicates that the task has not been generated by ETM. The fields in the [SOC_ETM_TASK_ST \$n\$ _REG](#) register can be cleared by writing 1 to the corresponding fields in the [SOC_ETM_TASK_ST \$n\$ _CLR_REG](#) register.

13.3.5 Timing Considerations

Figure [13.3-2](#) shows the structure of clocks that drive received events, sent tasks, and ETM channels.




Figure 13.3-2. Event Task Matrix Clock Architecture

ETM is running at the SYS_CLK domain (see Chapter 10 [Reset and Clock](#)). Each event corresponds to a pulse signal generated by the corresponding peripheral in its clock domain, while each task is mapped by the ETM to a pulse signal under its corresponding peripheral clock domain. The peripherals generating events, the Event Task Matrix, and peripherals receiving tasks are not necessarily running off the same clock and as such need to be synchronized. Therefore, to avoid event loss, there should be a delay between two consecutive event pulses which is dependent on the clock of the peripheral generating the event, on the ETM's clock, and on the clock of the peripheral executing the task.

To make sure the Event Task Matrix receives every event successfully, for peripherals generating event pulses, the interval between two consecutive pulses must be greater than one ETM clock cycle, namely $\text{ceil}(\frac{\text{peripheral_clock_frequency}}{\text{ETM_clock_frequency}})$ in the unit of peripheral clock cycles.

For example, assuming that peripheral A is in the 80 MHz clock domain (REF_80M_CLK), and the ETM runs in the 40 MHz clock domain (SYS_CLK). Peripheral A generates event 1, which should be received by ETM. To receive each event 1 successfully, the interval between two consecutive event 1 must be greater than two peripheral A clock cycles (i.e., one ETM clock cycle).

Likewise, to make sure the Event Task Matrix maps the received event (i.e., event synchronized to the ETM's clock domain) successfully to a task, the interval between two consecutive event pulses in the ETM clock domain must be greater than one peripheral clock cycle, namely $\text{ceil}(\frac{\text{ETM_clock_frequency}}{\text{peripheral_clock_frequency}})$ in the unit of ETM clock cycles.

For example, assuming that peripheral B is in the 20 MHz clock domain (FOSC_20M_CLK), and the ETM runs in the 40 MHz clock domain (SYS_CLK). ETM maps an event to task 1, which should be received by peripheral B. To map each received event successfully to task 1, the interval between two consecutive events must be greater than two ETM clock cycles (i.e., one peripheral B clock cycle).

As a result, to map two consecutive events generated by peripheral A to peripheral B, the interval between these two events must be $\text{ceil}(\frac{\text{peripheral_A_clock_frequency}}{\text{ETM_clock_frequency}}) * \text{ceil}(\frac{\text{ETM_clock_frequency}}{\text{peripheral_B_clock_frequency}})$ in the unit of peripheral A clock cycles.

For example, assuming that peripheral A is in the 80 MHz clock domain (REF_80M_CLK), peripheral B is in the 20 MHz clock domain (FOSC_20M_CLK), and the ETM runs in the 40 MHz clock domain (SYS_CLK). ETM maps event 1 generated by peripheral A to task 1 received by peripheral B. To successfully map each event 1 to task 1, the interval between two consecutive event 1 must be greater than $2 * 2 = 4$ peripheral A clock

cycles.

13.3.6 Channel Control

Each ETM channel can be independently configured to be enabled or disabled. When channel *n* is enabled and receives the event configured via `SOC_ETM_CHn_EVT_ID`, it maps the event to the task configured via `SOC_ETM_CHn_TASK_ID`. When channel *n* is disabled, even if it receives the event configured via `SOC_ETM_CHn_EVT_ID`, no task will be generated.

To enable ETM channel *n*, write 1 to `SOC_ETM_CH_ENABLEn`. To disable ETM channel *n*, Write 1 to `SOC_ETM_CH_DISABLEn`.

The status of ETM channel *n* can be obtained by reading `SOC_ETM_CH_ENABLEDn`. 1 indicates that channel *n* has been enabled, and 0 indicates disabled.

If `SOC_ETM_CHn_EVT_ID` or `SOC_ETM_CHn_TASK_ID` is configured to 0, ETM channel *n* will also be disabled.

The complete procedure to configure ETM channel *n* is as follows:

1. Enable the ETM's clock by writing 1 to `HP_SYS_CLKRST_REG_ETM_SYS_CLK_EN`
2. Select the event to be received by channel *n* via `SOC_ETM_CHn_EVT_ID`
3. Select the task mapped to the received event via `SOC_ETM_CHn_TASK_ID`
4. Enable channel *n* by setting `SOC_ETM_CH_ENABLEn`
5. When channel *n* no longer needs to map the selected event to the selected task, disable channel *n* by setting `SOC_ETM_CH_DISABLEn`. To configure a new event and task mapping, repeat Steps 2 to 4. If no configurations, channel *n* will remain disabled
6. The whole ETM module (i.e., all ETM channels) can be reset by writing 1 and then 0 to the `HP_SYS_CLKRST_REG_RST_EN_ETM` field

13.4 Register Summary

The addresses in this section are relative to Event Task Matrix base address provided in Table 7.3-2 in Chapter 7 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
Status register			
SOC_ETM_CH_ENA_ADO_REG	Channel status register	0x0000	R/WTC/WTS
SOC_ETM_CH_ENA_AD1_REG	Channel status register	0x000C	R/WTC/WTS
SOC_ETM_EVT_ST0_REG	Event status register	0x01A8	R/WTC/SS
SOC_ETM_EVT_ST1_REG	Event status register	0x01B0	R/WTC/SS
SOC_ETM_EVT_ST2_REG	Event status register	0x01B8	R/WTC/SS
SOC_ETM_EVT_ST3_REG	Event status register	0x01C0	R/WTC/SS
SOC_ETM_EVT_ST4_REG	Event status register	0x01C8	R/WTC/SS
SOC_ETM_EVT_ST5_REG	Event status register	0x01D0	R/WTC/SS
SOC_ETM_EVT_ST6_REG	Event status register	0x01D8	R/WTC/SS
SOC_ETM_EVT_ST7_REG	Event status register	0x01E0	R/WTC/SS
SOC_ETM_TASK_ST0_REG	Task status register	0x01E8	R/WTC/SS
SOC_ETM_TASK_ST1_REG	Task status register	0x01F0	R/WTC/SS
SOC_ETM_TASK_ST2_REG	Task status register	0x01F8	R/WTC/SS
SOC_ETM_TASK_ST3_REG	Task status register	0x0200	R/WTC/SS
SOC_ETM_TASK_ST4_REG	Task status register	0x0208	R/WTC/SS
SOC_ETM_TASK_ST5_REG	Task status register	0x0210	R/WTC/SS
SOC_ETM_TASK_ST6_REG	Task status register	0x0218	R/WTC/SS
Configuration Register			
SOC_ETM_CH_ENA_ADO_SET_REG	Channel enable register	0x0004	WT
SOC_ETM_CH_ENA_ADO_CLR_REG	Channel disable register	0x0008	WT
SOC_ETM_CH_ENA_AD1_SET_REG	Channel enable register	0x0010	WT
SOC_ETM_CH_ENA_AD1_CLR_REG	Channel disable register	0x0014	WT
SOC_ETM_CH0_EVT_ID_REG	Channel0 event ID register	0x0018	R/W
SOC_ETM_CH0_TASK_ID_REG	Channel0 task ID register	0x001C	R/W
SOC_ETM_CH1_EVT_ID_REG	Channel1 event ID register	0x0020	R/W
SOC_ETM_CH1_TASK_ID_REG	Channel1 task ID register	0x0024	R/W
SOC_ETM_CH2_EVT_ID_REG	Channel2 event ID register	0x0028	R/W
SOC_ETM_CH2_TASK_ID_REG	Channel2 task ID register	0x002C	R/W
SOC_ETM_CH3_EVT_ID_REG	Channel3 event ID register	0x0030	R/W
SOC_ETM_CH3_TASK_ID_REG	Channel3 task ID register	0x0034	R/W
SOC_ETM_CH4_EVT_ID_REG	Channel4 event ID register	0x0038	R/W
SOC_ETM_CH4_TASK_ID_REG	Channel4 task ID register	0x003C	R/W
SOC_ETM_CH5_EVT_ID_REG	Channel5 event ID register	0x0040	R/W
SOC_ETM_CH5_TASK_ID_REG	Channel5 task ID register	0x0044	R/W
SOC_ETM_CH6_EVT_ID_REG	Channel6 event ID register	0x0048	R/W
SOC_ETM_CH6_TASK_ID_REG	Channel6 task ID register	0x004C	R/W

Name	Description	Address	Access
SOC_ETM_CH7_EVT_ID_REG	Channel7 event ID register	0x0050	R/W
SOC_ETM_CH7_TASK_ID_REG	Channel7 task ID register	0x0054	R/W
SOC_ETM_CH8_EVT_ID_REG	Channel8 event ID register	0x0058	R/W
SOC_ETM_CH8_TASK_ID_REG	Channel8 task ID register	0x005C	R/W
SOC_ETM_CH9_EVT_ID_REG	Channel9 event ID register	0x0060	R/W
SOC_ETM_CH9_TASK_ID_REG	Channel9 task ID register	0x0064	R/W
SOC_ETM_CH10_EVT_ID_REG	Channel10 event ID register	0x0068	R/W
SOC_ETM_CH10_TASK_ID_REG	Channel10 task ID register	0x006C	R/W
SOC_ETM_CH11_EVT_ID_REG	Channel11 event ID register	0x0070	R/W
SOC_ETM_CH11_TASK_ID_REG	Channel11 task ID register	0x0074	R/W
SOC_ETM_CH12_EVT_ID_REG	Channel12 event ID register	0x0078	R/W
SOC_ETM_CH12_TASK_ID_REG	Channel12 task ID register	0x007C	R/W
SOC_ETM_CH13_EVT_ID_REG	Channel13 event ID register	0x0080	R/W
SOC_ETM_CH13_TASK_ID_REG	Channel13 task ID register	0x0084	R/W
SOC_ETM_CH14_EVT_ID_REG	Channel14 event ID register	0x0088	R/W
SOC_ETM_CH14_TASK_ID_REG	Channel14 task ID register	0x008C	R/W
SOC_ETM_CH15_EVT_ID_REG	Channel15 event ID register	0x0090	R/W
SOC_ETM_CH15_TASK_ID_REG	Channel15 task ID register	0x0094	R/W
SOC_ETM_CH16_EVT_ID_REG	Channel16 event ID register	0x0098	R/W
SOC_ETM_CH16_TASK_ID_REG	Channel16 task ID register	0x009C	R/W
SOC_ETM_CH17_EVT_ID_REG	Channel17 event ID register	0x00A0	R/W
SOC_ETM_CH17_TASK_ID_REG	Channel17 task ID register	0x00A4	R/W
SOC_ETM_CH18_EVT_ID_REG	Channel18 event ID register	0x00A8	R/W
SOC_ETM_CH18_TASK_ID_REG	Channel18 task ID register	0x00AC	R/W
SOC_ETM_CH19_EVT_ID_REG	Channel19 event ID register	0x00B0	R/W
SOC_ETM_CH19_TASK_ID_REG	Channel19 task ID register	0x00B4	R/W
SOC_ETM_CH20_EVT_ID_REG	Channel20 event ID register	0x00B8	R/W
SOC_ETM_CH20_TASK_ID_REG	Channel20 task ID register	0x00BC	R/W
SOC_ETM_CH21_EVT_ID_REG	Channel21 event ID register	0x00C0	R/W
SOC_ETM_CH21_TASK_ID_REG	Channel21 task ID register	0x00C4	R/W
SOC_ETM_CH22_EVT_ID_REG	Channel22 event ID register	0x00C8	R/W
SOC_ETM_CH22_TASK_ID_REG	Channel22 task ID register	0x00CC	R/W
SOC_ETM_CH23_EVT_ID_REG	Channel23 event ID register	0x00D0	R/W
SOC_ETM_CH23_TASK_ID_REG	Channel23 task ID register	0x00D4	R/W
SOC_ETM_CH24_EVT_ID_REG	Channel24 event ID register	0x00D8	R/W
SOC_ETM_CH24_TASK_ID_REG	Channel24 task ID register	0x00DC	R/W
SOC_ETM_CH25_EVT_ID_REG	Channel25 event ID register	0x00E0	R/W
SOC_ETM_CH25_TASK_ID_REG	Channel25 task ID register	0x00E4	R/W
SOC_ETM_CH26_EVT_ID_REG	Channel26 event ID register	0x00E8	R/W
SOC_ETM_CH26_TASK_ID_REG	Channel26 task ID register	0x00EC	R/W
SOC_ETM_CH27_EVT_ID_REG	Channel27 event ID register	0x00F0	R/W
SOC_ETM_CH27_TASK_ID_REG	Channel27 task ID register	0x00F4	R/W
SOC_ETM_CH28_EVT_ID_REG	Channel28 event ID register	0x00F8	R/W

Name	Description	Address	Access
SOC_ETM_CH28_TASK_ID_REG	Channel28 task ID register	0x00FC	R/W
SOC_ETM_CH29_EVT_ID_REG	Channel29 event ID register	0x0100	R/W
SOC_ETM_CH29_TASK_ID_REG	Channel29 task ID register	0x0104	R/W
SOC_ETM_CH30_EVT_ID_REG	Channel30 event ID register	0x0108	R/W
SOC_ETM_CH30_TASK_ID_REG	Channel30 task ID register	0x010C	R/W
SOC_ETM_CH31_EVT_ID_REG	Channel31 event ID register	0x0110	R/W
SOC_ETM_CH31_TASK_ID_REG	Channel31 task ID register	0x0114	R/W
SOC_ETM_CH32_EVT_ID_REG	Channel32 event ID register	0x0118	R/W
SOC_ETM_CH32_TASK_ID_REG	Channel32 task ID register	0x011C	R/W
SOC_ETM_CH33_EVT_ID_REG	Channel33 event ID register	0x0120	R/W
SOC_ETM_CH33_TASK_ID_REG	Channel33 task ID register	0x0124	R/W
SOC_ETM_CH34_EVT_ID_REG	Channel34 event ID register	0x0128	R/W
SOC_ETM_CH34_TASK_ID_REG	Channel34 task ID register	0x012C	R/W
SOC_ETM_CH35_EVT_ID_REG	Channel35 event ID register	0x0130	R/W
SOC_ETM_CH35_TASK_ID_REG	Channel35 task ID register	0x0134	R/W
SOC_ETM_CH36_EVT_ID_REG	Channel36 event ID register	0x0138	R/W
SOC_ETM_CH36_TASK_ID_REG	Channel36 task ID register	0x013C	R/W
SOC_ETM_CH37_EVT_ID_REG	Channel37 event ID register	0x0140	R/W
SOC_ETM_CH37_TASK_ID_REG	Channel37 task ID register	0x0144	R/W
SOC_ETM_CH38_EVT_ID_REG	Channel38 event ID register	0x0148	R/W
SOC_ETM_CH38_TASK_ID_REG	Channel38 task ID register	0x014C	R/W
SOC_ETM_CH39_EVT_ID_REG	Channel39 event ID register	0x0150	R/W
SOC_ETM_CH39_TASK_ID_REG	Channel39 task ID register	0x0154	R/W
SOC_ETM_CH40_EVT_ID_REG	Channel40 event ID register	0x0158	R/W
SOC_ETM_CH40_TASK_ID_REG	Channel40 task ID register	0x015C	R/W
SOC_ETM_CH41_EVT_ID_REG	Channel41 event ID register	0x0160	R/W
SOC_ETM_CH41_TASK_ID_REG	Channel41 task ID register	0x0164	R/W
SOC_ETM_CH42_EVT_ID_REG	Channel42 event ID register	0x0168	R/W
SOC_ETM_CH42_TASK_ID_REG	Channel42 task ID register	0x016C	R/W
SOC_ETM_CH43_EVT_ID_REG	Channel43 event ID register	0x0170	R/W
SOC_ETM_CH43_TASK_ID_REG	Channel43 task ID register	0x0174	R/W
SOC_ETM_CH44_EVT_ID_REG	Channel44 event ID register	0x0178	R/W
SOC_ETM_CH44_TASK_ID_REG	Channel44 task ID register	0x017C	R/W
SOC_ETM_CH45_EVT_ID_REG	Channel45 event ID register	0x0180	R/W
SOC_ETM_CH45_TASK_ID_REG	Channel45 task ID register	0x0184	R/W
SOC_ETM_CH46_EVT_ID_REG	Channel46 event ID register	0x0188	R/W
SOC_ETM_CH46_TASK_ID_REG	Channel46 task ID register	0x018C	R/W
SOC_ETM_CH47_EVT_ID_REG	Channel47 event ID register	0x0190	R/W
SOC_ETM_CH47_TASK_ID_REG	Channel47 task ID register	0x0194	R/W
SOC_ETM_CH48_EVT_ID_REG	Channel48 event ID register	0x0198	R/W
SOC_ETM_CH48_TASK_ID_REG	Channel48 task ID register	0x019C	R/W
SOC_ETM_CH49_EVT_ID_REG	Channel49 event ID register	0x01A0	R/W
SOC_ETM_CH49_TASK_ID_REG	Channel49 task ID register	0x01A4	R/W

Name	Description	Address	Access
SOC_ETM_EVT_ST0_CLR_REG	Event status clear register	0x01AC	WT
SOC_ETM_EVT_ST1_CLR_REG	Event status clear register	0x01B4	WT
SOC_ETM_EVT_ST2_CLR_REG	Event status clear register	0x01BC	WT
SOC_ETM_EVT_ST3_CLR_REG	Event status clear register	0x01C4	WT
SOC_ETM_EVT_ST4_CLR_REG	Event status clear register	0x01CC	WT
SOC_ETM_EVT_ST5_CLR_REG	Event status clear register	0x01D4	WT
SOC_ETM_EVT_ST6_CLR_REG	Event status clear register	0x01DC	WT
SOC_ETM_EVT_ST7_CLR_REG	Event status clear register	0x01E4	WT
SOC_ETM_TASK_ST0_CLR_REG	Task status clear register	0x01EC	WT
SOC_ETM_TASK_ST1_CLR_REG	Task status clear register	0x01F4	WT
SOC_ETM_TASK_ST2_CLR_REG	Task status clear register	0x01FC	WT
SOC_ETM_TASK_ST3_CLR_REG	Task status clear register	0x0204	WT
SOC_ETM_TASK_ST4_CLR_REG	Task status clear register	0x020C	WT
SOC_ETM_TASK_ST5_CLR_REG	Task status clear register	0x0214	WT
SOC_ETM_TASK_ST6_CLR_REG	Task status clear register	0x021C	WT
SOC_ETM_CLK_EN_REG	ETM clock enable register	0x0220	R/W
Version Register			
SOC_ETM_DATE_REG	Version control register	0x0224	R/W

13.5 Registers

The addresses in this section are relative to Event Task Matrix base address provided in Table 7.3-2 in Chapter 7 *System and Memory*.

For how to program reserved fields, please refer to Section [Programming Reserved Register Field](#).

Register 13.1. SOC_ETM_CH_ENA_ADO_REG (0x0000)

SOC_ETM_CH_ENABLED31	SOC_ETM_CH_ENABLED30	SOC_ETM_CH_ENABLED29	SOC_ETM_CH_ENABLED28	SOC_ETM_CH_ENABLED27	SOC_ETM_CH_ENABLED26	SOC_ETM_CH_ENABLED25	SOC_ETM_CH_ENABLED24	SOC_ETM_CH_ENABLED23	SOC_ETM_CH_ENABLED22	SOC_ETM_CH_ENABLED21	SOC_ETM_CH_ENABLED20	SOC_ETM_CH_ENABLED19	SOC_ETM_CH_ENABLED18	SOC_ETM_CH_ENABLED17	SOC_ETM_CH_ENABLED16	SOC_ETM_CH_ENABLED15	SOC_ETM_CH_ENABLED14	SOC_ETM_CH_ENABLED13	SOC_ETM_CH_ENABLED12	SOC_ETM_CH_ENABLED11	SOC_ETM_CH_ENABLED10	SOC_ETM_CH_ENABLED9	SOC_ETM_CH_ENABLED8	SOC_ETM_CH_ENABLED7	SOC_ETM_CH_ENABLED6	SOC_ETM_CH_ENABLED5	SOC_ETM_CH_ENABLED4	SOC_ETM_CH_ENABLED3	SOC_ETM_CH_ENABLED2	SOC_ETM_CH_ENABLED1	SOC_ETM_CH_ENABLED0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

SOC_ETM_CH_ENABLED n (n : 0-31) Represents the status of channel n .

0: Disabled

1: Enabled

(R/WTC/SS)

Register 13.2. SOC_ETM_CH_ENA_AD1_REG (0x000C)

(reserved)																		SOC_ETM_CH_ENABLED49																		SOC_ETM_CH_ENABLED48																		SOC_ETM_CH_ENABLED47																		SOC_ETM_CH_ENABLED46																		SOC_ETM_CH_ENABLED45																		SOC_ETM_CH_ENABLED44																		SOC_ETM_CH_ENABLED43																		SOC_ETM_CH_ENABLED42																		SOC_ETM_CH_ENABLED41																		SOC_ETM_CH_ENABLED40																		SOC_ETM_CH_ENABLED39																		SOC_ETM_CH_ENABLED38																		SOC_ETM_CH_ENABLED37																		SOC_ETM_CH_ENABLED36																		SOC_ETM_CH_ENABLED35																		SOC_ETM_CH_ENABLED34																		SOC_ETM_CH_ENABLED33																		SOC_ETM_CH_ENABLED32																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
31																		18																		17																		16																		15																		14																		13																		12																		11																		10																		9																		8																		7																		6																		5																		4																		3																		2																		1																		0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																		0																	

Reset

SOC_ETM_CH_ENABLED n (n : 32-49) Represents the status of channel n .

0: Disabled

1: Enabled

(R/WTC/SS)

Register 13.3. SOC_ETM_EVT_STO_REG (0x01A8)

SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH3_ST																															
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH2_ST																															
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH1_ST																															
SOC_ETM_GPIO_EVT_ZERO_DET_NEG1_ST																															
SOC_ETM_GPIO_EVT_ZERO_DET_POS1_ST																															
SOC_ETM_GPIO_EVT_ZERO_DET_NEG0_ST																															
SOC_ETM_GPIO_EVT_CH7_ANY_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH6_ANY_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH5_ANY_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH4_ANY_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH3_ANY_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH2_ANY_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH1_ANY_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH0_ANY_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH7_FALL_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH6_FALL_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH5_FALL_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH4_FALL_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH3_FALL_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH2_FALL_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH1_FALL_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH0_FALL_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH7_RISE_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH6_RISE_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH5_RISE_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH4_RISE_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH3_RISE_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH2_RISE_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH1_RISE_EDGE_ST																															
SOC_ETM_GPIO_EVT_CH0_RISE_EDGE_ST																															
Reset																															

SOC_ETM_GPIO_EVT_CH0_RISE_EDGE_ST Represents the status of GPIO_EVT_CH0_RISE_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH1_RISE_EDGE_ST Represents the status of GPIO_EVT_CH1_RISE_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH2_RISE_EDGE_ST Represents the status of GPIO_EVT_CH2_RISE_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH3_RISE_EDGE_ST Represents the status of GPIO_EVT_CH3_RISE_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH4_RISE_EDGE_ST Represents the status of GPIO_EVT_CH4_RISE_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH5_RISE_EDGE_ST Represents the status of GPIO_EVT_CH5_RISE_EDGE.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.3. SOC_ETM_EVT_STO_REG (0x01A8)**Continued from the previous page...****SOC_ETM_GPIO_EVT_CH6_RISE_EDGE_ST** Represents the status of GPIO_EVT_CH6_RISE_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH7_RISE_EDGE_ST Represents the status of GPIO_EVT_CH7_RISE_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CHO_FALL_EDGE_ST Represents the status of GPIO_EVT_CHO_FALL_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH1_FALL_EDGE_ST Represents the status of GPIO_EVT_CH1_FALL_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH2_FALL_EDGE_ST Represents the status of GPIO_EVT_CH2_FALL_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH3_FALL_EDGE_ST Represents the status of GPIO_EVT_CH3_FALL_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH4_FALL_EDGE_ST Represents the status of GPIO_EVT_CH4_FALL_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH5_FALL_EDGE_ST Represents the status of GPIO_EVT_CH5_FALL_EDGE.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.3. SOC_ETM_EVT_STO_REG (0x01A8)

Continued from the previous page...

SOC_ETM_GPIO_EVT_CH6_FALL_EDGE_ST Represents the status of GPIO_EVT_CH6_FALL_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH7_FALL_EDGE_ST Represents the status of GPIO_EVT_CH7_FALL_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CHO_ANY_EDGE_ST Represents the status of GPIO_EVT_CHO_ANY_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH1_ANY_EDGE_ST Represents the status of GPIO_EVT_CH1_ANY_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH2_ANY_EDGE_ST Represents the status of GPIO_EVT_CH2_ANY_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH3_ANY_EDGE_ST Represents the status of GPIO_EVT_CH3_ANY_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH4_ANY_EDGE_ST Represents the status of GPIO_EVT_CH4_ANY_EDGE.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.3. SOC_ETM_EVT_STO_REG (0x01A8)

Continued from the previous page...

SOC_ETM_GPIO_EVT_CH5_ANY_EDGE_ST Represents the status of GPIO_EVT_CH5_ANY_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH6_ANY_EDGE_ST Represents the status of GPIO_EVT_CH6_ANY_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_CH7_ANY_EDGE_ST Represents the status of GPIO_EVT_CH7_ANY_EDGE.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_ZERO_DET_POS0_ST Represents the status of GPIO_EVT_ZERO_DET_POS0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_ZERO_DET_NEG0_ST Represents the status of GPIO_EVT_ZERO_DET_NEG0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_ZERO_DET_POS1_ST Represents the status of GPIO_EVT_ZERO_DET_POS1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GPIO_EVT_ZERO_DET_NEG1_ST Represents the status of GPIO_EVT_ZERO_DET_NEG1.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.3. SOC_ETM_EVT_STO_REG (0x01A8)

Continued from the previous page...

SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH0_ST	Represents	the	status	of
LEDC_EVT_DUTY_CHNG_END_CH0.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH1_ST	Represents	the	status	of
LEDC_EVT_DUTY_CHNG_END_CH1.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH2_ST	Represents	the	status	of
LEDC_EVT_DUTY_CHNG_END_CH2.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH3_ST	Represents	the	status	of
LEDC_EVT_DUTY_CHNG_END_CH3.				
0: Not received				
1: Received				
(R/WTC/SS)				

Register 13.4. SOC_ETM_EVT_ST1_REG (0x01B0)

SOC_ETM_MCPWMO_EVT_TIMER1_TEZ_ST																																SOC_ETM_MCPWMO_EVT_TIMER2_STOP_ST																																SOC_ETM_SYSTIMER_EVT_CNT_CMP2_ST																																SOC_ETM_TG1_EVT_CNT_CMP1_ST																																SOC_ETM_TG0_EVT_CNT_CMP_TIMER1_ST																																SOC_ETM_TG0_EVT_CNT_CMP_TIMER0_ST																																SOC_ETM_LEDC_EVT_TIMER3_ST																																SOC_ETM_LEDC_EVT_TIMER2_ST																																SOC_ETM_LEDC_EVT_TIMER1_ST																																SOC_ETM_LEDC_EVT_TIMER0_ST																																SOC_ETM_LEDC_EVT_TIME_OVF_TIMER3_ST																																SOC_ETM_LEDC_EVT_TIME_OVF_TIMER2_ST																																SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH7_ST																																SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH6_ST																																SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH5_ST																																SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH4_ST																																SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH3_ST																																SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH2_ST																																SOC_ETM_LEDC_EVT_DUTY_CHNG_CH1_ST																																SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH7_ST																																SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH6_ST																																SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH5_ST																																SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH4_ST																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															

SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH4_ST Represents the status of LEDC_EVT_DUTY_CHNG_END_CH4.
 0: Not received
 1: Received
 (R/WTC/SS)

SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH5_ST Represents the status of LEDC_EVT_DUTY_CHNG_END_CH5.
 0: Not received
 1: Received
 (R/WTC/SS)

SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH6_ST Represents the status of LEDC_EVT_DUTY_CHNG_END_CH6.
 0: Not received
 1: Received
 (R/WTC/SS)

SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH7_ST Represents the status of LEDC_EVT_DUTY_CHNG_END_CH7.
 0: Not received
 1: Received
 (R/WTC/SS)

SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CHO_ST Represents the status of LEDC_EVT_OVF_CNT_PLS_CHO.
 0: Not received
 1: Received
 (R/WTC/SS)

SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH1_ST Represents the status of LEDC_EVT_OVF_CNT_PLS_CH1.
 0: Not received
 1: Received
 (R/WTC/SS)

Register 13.4. SOC_ETM_EVT_ST1_REG (0x01B0)

Continued from the previous page...

SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH2_ST Represents the status of
LEDC_EVT_OVF_CNT_PLS_CH2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH3_ST Represents the status of
LEDC_EVT_OVF_CNT_PLS_CH3.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH4_ST Represents the status of
LEDC_EVT_OVF_CNT_PLS_CH4.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH5_ST Represents the status of
LEDC_EVT_OVF_CNT_PLS_CH5.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH6_ST Represents the status of
LEDC_EVT_OVF_CNT_PLS_CH6.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH7_ST Represents the status of
LEDC_EVT_OVF_CNT_PLS_CH7.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_LEDC_EVT_TIME_OVF_TIMER0_ST Represents the status of
LEDC_EVT_TIME_OVF_TIMER0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_LEDC_EVT_TIME_OVF_TIMER1_ST Represents the status of
LEDC_EVT_TIME_OVF_TIMER1.

0: Not received

1: Received

(R/WTC/SS)

Register 13.4. SOC_ETM_EVT_ST1_REG (0x01B0)

Continued from the previous page...

SOC_ETM_LEDC_EVT_TIME_OVF_TIMER2_ST Represents the status of
LEDC_EVT_TIME_OVF_TIMER2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_LEDC_EVT_TIME_OVF_TIMER3_ST Represents the status of
LEDC_EVT_TIME_OVF_TIMER3.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_LEDC_EVT_TIMER0_CMP_ST Represents the status of LEDC_EVT_TIMER0_CMP.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_LEDC_EVT_TIMER1_CMP_ST Represents the status of LEDC_EVT_TIMER1_CMP.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_LEDC_EVT_TIMER2_CMP_ST Represents the status of LEDC_EVT_TIMER2_CMP.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_LEDC_EVT_TIMER3_CMP_ST Represents the status of LEDC_EVT_TIMER3_CMP.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_TGO_EVT_CNT_CMP_TIMER0_ST Represents the status of
TGO_EVT_CNT_CMP_TIMER0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_TGO_EVT_CNT_CMP_TIMER1_ST Represents the status of TGO_EVT_CNT_CMP_TIMER1.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.4. SOC_ETM_EVT_ST1_REG (0x01B0)

Continued from the previous page...

SOC_ETM_TG1_EVT_CNT_CMP_TIMER0_ST Represents the status of TG1_EVT_CNT_CMP_TIMER0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_TG1_EVT_CNT_CMP_TIMER1_ST Represents the status of TG1_EVT_CNT_CMP_TIMER1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_SYSTIMER_EVT_CNT_CMPO_ST Represents the status of SYSTIMER_EVT_CNT_CMPO.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_SYSTIMER_EVT_CNT_CMP1_ST Represents the status of SYSTIMER_EVT_CNT_CMP1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_SYSTIMER_EVT_CNT_CMP2_ST Represents the status of SYSTIMER_EVT_CNT_CMP2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_TIMER0_STOP_ST Represents the status of MCPWMO_EVT_TIMER0_STOP.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_TIMER1_STOP_ST Represents the status of MCPWMO_EVT_TIMER1_STOP.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_TIMER2_STOP_ST Represents the status of MCPWMO_EVT_TIMER2_STOP.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.4. SOC_ETM_EVT_ST1_REG (0x01B0)

Continued from the previous page...

SOC_ETM_MCPWMO_EVT_TIMER0_TEZ_ST Represents the status of
MCPWMO_EVT_TIMER0_TEZ.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_TIMER1_TEZ_ST Represents the status of MCPWMO_EVT_TIMER1_TEZ.

0: Not received

1: Received

(R/WTC/SS)

Register 13.5. SOC_ETM_EVT_ST2_REG (0x01B8)

SOC_ETM_MCPWM1_EVT_TIMER0_STOP_ST	SOC_ETM_MCPWM0_EVT_TIMER0_STOP_ST	SOC_ETM_MCPWM0_EVT_OP2_TEE2_ST	SOC_ETM_MCPWM0_EVT_OP1_TEE2_ST	SOC_ETM_MCPWM0_EVT_OPO_TEE2_ST	SOC_ETM_MCPWM0_EVT_OP2_TEE2_ST	SOC_ETM_MCPWM0_EVT_OP1_TEE1_ST	SOC_ETM_MCPWM0_EVT_OPO_TEE1_ST	SOC_ETM_MCPWM0_EVT_CAP2_ST	SOC_ETM_MCPWM0_EVT_CAP1_ST	SOC_ETM_MCPWM0_EVT_TZ2_OST_ST	SOC_ETM_MCPWM0_EVT_TZ1_OST_ST	SOC_ETM_MCPWM0_EVT_TZ0_OST_ST	SOC_ETM_MCPWM0_EVT_TZ2_CBC_ST	SOC_ETM_MCPWM0_EVT_TZ1_CBC_ST	SOC_ETM_MCPWM0_EVT_TZ0_CBC_ST	SOC_ETM_MCPWM0_EVT_F2_CLR_ST	SOC_ETM_MCPWM0_EVT_F1_CLR_ST	SOC_ETM_MCPWM0_EVT_F0_CLR_ST	SOC_ETM_MCPWM0_EVT_F2_ST	SOC_ETM_MCPWM0_EVT_F1_ST	SOC_ETM_MCPWM0_EVT_F0_ST	SOC_ETM_MCPWM0_EVT_OP2_TEB_ST	SOC_ETM_MCPWM0_EVT_OP1_TEB_ST	SOC_ETM_MCPWM0_EVT_OPO_TEB_ST	SOC_ETM_MCPWM0_EVT_OP2_TEA_ST	SOC_ETM_MCPWM0_EVT_OP1_TEA_ST	SOC_ETM_MCPWM0_EVT_OPO_TEA_ST	SOC_ETM_MCPWM0_EVT_TIMER2_TEP_ST	SOC_ETM_MCPWM0_EVT_TIMER1_TEP_ST	SOC_ETM_MCPWM0_EVT_TIMER0_TEP_ST	SOC_ETM_MCPWM0_EVT_TIMER2_TEZ_ST
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

SOC_ETM_MCPWM0_EVT_TIMER2_TEZ_ST Represents the status of
MCPWM0_EVT_TIMER2_TEZ.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWM0_EVT_TIMER0_TEP_ST Represents the status of
MCPWM0_EVT_TIMER0_TEP.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWM0_EVT_TIMER1_TEP_ST Represents the status of MCPWM0_EVT_TIMER1_TEP.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWM0_EVT_TIMER2_TEP_ST Represents the status of
MCPWM0_EVT_TIMER2_TEP.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWM0_EVT_OPO_TEA_ST Represents the status of MCPWM0_EVT_OPO_TEA.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWM0_EVT_OP1_TEA_ST Represents the status of MCPWM0_EVT_OP1_TEA.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.5. SOC_ETM_EVT_ST2_REG (0x01B8)

Continued from the previous page...

SOC_ETM_MCPWMO_EVT_OP2_TEA_ST Represents the status of MCPWMO_EVT_OP2_TEA.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_OPO_TEB_ST Represents the status of MCPWMO_EVT_OPO_TEB.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_OP1_TEB_ST Represents the status of MCPWMO_EVT_OP1_TEB.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_OP2_TEB_ST Represents the status of MCPWMO_EVT_OP2_TEB.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_F0_ST Represents the status of MCPWMO_EVT_F0.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_F1_ST Represents the status of MCPWMO_EVT_F1.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_F2_ST Represents the status of MCPWMO_EVT_F2.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_F0_CLR_ST Represents the status of MCPWMO_EVT_F0_CLR.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_F1_CLR_ST Represents the status of MCPWMO_EVT_F1_CLR.

0: Not received
1: Received
(R/WTC/SS)

Continued on the next page...

Register 13.5. SOC_ETM_EVT_ST2_REG (0x01B8)

Continued from the previous page...

SOC_ETM_MCPWMO_EVT_F2_CLR_ST Represents the status of MCPWMO_EVT_F2_CLR.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_TZ0_CBC_ST Represents the status of MCPWMO_EVT_TZ0_CBC.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_TZ1_CBC_ST Represents the status of MCPWMO_EVT_TZ1_CBC.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_TZ2_CBC_ST Represents the status of MCPWMO_EVT_TZ2_CBC.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_TZ0_OST_ST Represents the status of MCPWMO_EVT_TZ0_OST.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_TZ1_OST_ST Represents the status of MCPWMO_EVT_TZ1_OST.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_TZ2_OST_ST Represents the status of MCPWMO_EVT_TZ2_OST.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_CAPO_ST Represents the status of MCPWMO_EVT_CAPO.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_CAP1_ST Represents the status of MCPWMO_EVT_CAP1.

0: Not received
1: Received
(R/WTC/SS)

Continued on the next page...

Register 13.5. SOC_ETM_EVT_ST2_REG (0x01B8)

Continued from the previous page...

SOC_ETM_MCPWMO_EVT_CAP2_ST Represents the status of MCPWMO_EVT_CAP2.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_OPO_TEE1_ST Represents the status of MCPWMO_EVT_OPO_TEE1.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_OP1_TEE1_ST Represents the status of MCPWMO_EVT_OP1_TEE1.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_OP2_TEE1_ST Represents the status of MCPWMO_EVT_OP2_TEE1.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_OPO_TEE2_ST Represents the status of MCPWMO_EVT_OPO_TEE2.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_OP1_TEE2_ST Represents the status of MCPWMO_EVT_OP1_TEE2.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWMO_EVT_OP2_TEE2_ST Represents the status of MCPWMO_EVT_OP2_TEE2.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_TIMER0_STOP_ST Represents the status of MCPWM1_EVT_TIMER0_STOP.

0: Not received
1: Received
(R/WTC/SS)

Register 13.6. SOC_ETM_EVT_ST3_REG (0x01C0)

SOC_ETM_MCPWM1_EVT_OP2_TEE1_ST																																SOC_ETM_MCPWM1_EVT_OP1_TEE1_ST																																SOC_ETM_MCPWM1_EVT_OPO_TEE1_ST																																SOC_ETM_MCPWM1_EVT_CAP2_ST																																SOC_ETM_MCPWM1_EVT_CAP1_ST																																SOC_ETM_MCPWM1_EVT_CAO0_ST																																SOC_ETM_MCPWM1_EVT_TZ2_OST_ST																																SOC_ETM_MCPWM1_EVT_TZ1_OST_ST																																SOC_ETM_MCPWM1_EVT_TZ0_OST_ST																																SOC_ETM_MCPWM1_EVT_TZ2_CBC_ST																																SOC_ETM_MCPWM1_EVT_TZ1_CBC_ST																																SOC_ETM_MCPWM1_EVT_TZ0_CBC_ST																																SOC_ETM_MCPWM1_EVT_F2_CLR_ST																																SOC_ETM_MCPWM1_EVT_F1_CLR_ST																																SOC_ETM_MCPWM1_EVT_F0_CLR_ST																																SOC_ETM_MCPWM1_EVT_F2_ST																																SOC_ETM_MCPWM1_EVT_F1_ST																																SOC_ETM_MCPWM1_EVT_F0_ST																																SOC_ETM_MCPWM1_EVT_OP2_TEB_ST																																SOC_ETM_MCPWM1_EVT_OP1_TEB_ST																																SOC_ETM_MCPWM1_EVT_OPO_TEB_ST																																SOC_ETM_MCPWM1_EVT_OP2_TEA_ST																																SOC_ETM_MCPWM1_EVT_OP1_TEA_ST																																SOC_ETM_MCPWM1_EVT_OPO_TEA_ST																																SOC_ETM_MCPWM1_EVT_TIMER2_TEP_ST																																SOC_ETM_MCPWM1_EVT_TIMER1_TEP_ST																																SOC_ETM_MCPWM1_EVT_TIMER0_TEP_ST																																SOC_ETM_MCPWM1_EVT_TIMER2_TEZ_ST																																SOC_ETM_MCPWM1_EVT_TIMER1_TEZ_ST																																SOC_ETM_MCPWM1_EVT_TIMER0_TEZ_ST																																SOC_ETM_MCPWM1_EVT_TIMER2_STOP_ST																																SOC_ETM_MCPWM1_EVT_TIMER1_STOP_ST																																SOC_ETM_MCPWM1_EVT_TIMER0_STOP_ST																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0</												

Reset

SOC_ETM_MCPWM1_EVT_TIMER1_STOP_ST Represents the status of
MCPWM1_EVT_TIMER1_STOP.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_TIMER2_STOP_ST Represents the status of
MCPWM1_EVT_TIMER2_STOP.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_TIMER0_TEZ_ST Represents the status of MCPWM1_EVT_TIMER0_TEZ.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_TIMER1_TEZ_ST Represents the status of MCPWM1_EVT_TIMER1_TEZ.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_TIMER2_TEZ_ST Represents the status of MCPWM1_EVT_TIMER2_TEZ.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_TIMER0_TEP_ST Represents the status of MCPWM1_EVT_TIMER0_TEP.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.6. SOC_ETM_EVT_ST3_REG (0x01C0)

Continued from the previous page...

SOC_ETM_MCPWM1_EVT_TIMER1_TEP_ST Represents the status of MCPWM1_EVT_TIMER1_TEP.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_TIMER2_TEP_ST Represents the status of MCPWM1_EVT_TIMER2_TEP.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_OPO_TEA_ST Represents the status of MCPWM1_EVT_OPO_TEA.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_OP1_TEA_ST Represents the status of MCPWM1_EVT_OP1_TEA.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_OP2_TEA_ST Represents the status of MCPWM1_EVT_OP2_TEA.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_OPO_TEB_ST Represents the status of MCPWM1_EVT_OPO_TEB.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_OP1_TEB_ST Represents the status of MCPWM1_EVT_OP1_TEB.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_OP2_TEB_ST Represents the status of MCPWM1_EVT_OP2_TEB.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_FO_ST Represents the status of MCPWM1_EVT_FO.

0: Not received
1: Received
(R/WTC/SS)

Continued on the next page...

Register 13.6. SOC_ETM_EVT_ST3_REG (0x01C0)

Continued from the previous page...

SOC_ETM_MCPWM1_EVT_F1_ST Represents the status of MCPWM1_EVT_F1.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_F2_ST Represents the status of MCPWM1_EVT_F2.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_F0_CLR_ST Represents the status of MCPWM1_EVT_F0_CLR.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_F1_CLR_ST Represents the status of MCPWM1_EVT_F1_CLR.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_F2_CLR_ST Represents the status of MCPWM1_EVT_F2_CLR.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_TZO_CBC_ST Represents the status of MCPWM1_EVT_TZO_CBC.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_TZ1_CBC_ST Represents the status of MCPWM1_EVT_TZ1_CBC.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_TZ2_CBC_ST Represents the status of MCPWM1_EVT_TZ2_CBC.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_TZO_OST_ST Represents the status of MCPWM1_EVT_TZO_OST.

0: Not received
1: Received
(R/WTC/SS)

Continued on the next page...

Register 13.6. SOC_ETM_EVT_ST3_REG (0x01C0)

Continued from the previous page...

SOC_ETM_MCPWM1_EVT_TZ1_OST_ST Represents the status of MCPWM1_EVT_TZ1_OST.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_TZ2_OST_ST Represents the status of MCPWM1_EVT_TZ2_OST.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_CAPO_ST Represents the status of MCPWM1_EVT_CAPO.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_CAP1_ST Represents the status of MCPWM1_EVT_CAP1.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_CAP2_ST Represents the status of MCPWM1_EVT_CAP2.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_OPO_TEE1_ST Represents the status of MCPWM1_EVT_OPO_TEE1.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_OP1_TEE1_ST Represents the status of MCPWM1_EVT_OP1_TEE1.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_OP2_TEE1_ST Represents the status of MCPWM1_EVT_OP2_TEE1.

0: Not received
1: Received
(R/WTC/SS)

Register 13.7. SOC_ETM_EVT_ST4_REG (0x01C8)

Soc																																
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset
SOC_ETM_I2S2_EVT_X_WORDS_SENT_ST	SOC_ETM_I2S2_EVT_X_WORDS_RECEIVED_ST	SOC_ETM_I2S2_EVT_TX_DONE_ST	SOC_ETM_I2S2_EVT_RX_DONE_ST	SOC_ETM_I2S1_EVT_X_WORDS_SENT_ST	SOC_ETM_I2S1_EVT_X_WORDS_RECEIVED_ST	SOC_ETM_I2S1_EVT_TX_DONE_ST	SOC_ETM_I2S1_EVT_RX_DONE_ST	SOC_ETM_I2S0_EVT_X_WORDS_SENT_ST	SOC_ETM_I2S0_EVT_TX_DONE_ST	SOC_ETM_I2S0_EVT_RX_DONE_ST	SOC_ETM_TSPNSR_EVT_OVER_LIMIT_ST	SOC_ETM_REGDMA_EVT_ERR3_ST	SOC_ETM_REGDMA_EVT_ERR2_ST	SOC_ETM_REGDMA_EVT_ERR1_ST	SOC_ETM_REGDMA_EVT_ERR0_ST	SOC_ETM_REGDMA_EVT_DONE3_ST	SOC_ETM_REGDMA_EVT_DONE2_ST	SOC_ETM_REGDMA_EVT_DONE1_ST	SOC_ETM_ADC_EVT_STARTED0_ST	SOC_ETM_ADC_EVT_STOPPED0_ST	SOC_ETM_ADC_EVT_RESULT_DONE0_ST	SOC_ETM_ADC_EVT_EQ_BELOW_THRESH0_ST	SOC_ETM_ADC_EVT_EQ_BELOW_THRESH1_ST	SOC_ETM_ADC_EVT_EQ_ABOVE_THRESH0_ST	SOC_ETM_ADC_EVT_EQ_ABOVE_THRESH1_ST	SOC_ETM_MCPWM1_EVT_CONV_CMPLT0_ST	SOC_ETM_MCPWM1_EVT_OP2_TEE2_ST	SOC_ETM_MCPWM1_EVT_OP1_TEE2_ST	SOC_ETM_MCPWM1_EVT_OPO_TEE2_ST			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

SOC_ETM_MCPWM1_EVT_OPO_TEE2_ST Represents the status of MCPWM1_EVT_OPO_TEE2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_OP1_TEE2_ST Represents the status of MCPWM1_EVT_OP1_TEE2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_MCPWM1_EVT_OP2_TEE2_ST Represents the status of MCPWM1_EVT_OP2_TEE2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_ADC_EVT_CONV_CMPLT0_ST Represents the status of ADC_EVT_CONV_CMPLT0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_ADC_EVT_EQ_ABOVE_THRESH0_ST Represents the status of ADC_EVT_EQ_ABOVE_THRESH0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_ADC_EVT_EQ_ABOVE_THRESH1_ST Represents the status of ADC_EVT_EQ_ABOVE_THRESH1.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.7. SOC_ETM_EVT_ST4_REG (0x01C8)

Continued from the previous page...

SOC_ETM_ADC_EVT_EQ_BELOW_THRESH0_ST Represents the status of ADC_EVT_EQ_BELOW_THRESH0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_ADC_EVT_EQ_BELOW_THRESH1_ST Represents the status of ADC_EVT_EQ_BELOW_THRESH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_ADC_EVT_RESULT_DONE0_ST Represents the status of ADC_EVT_RESULT_DONE0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_ADC_EVT_STOPPED0_ST Represents the status of ADC_EVT_STOPPED0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_ADC_EVT_STARTED0_ST Represents the status of ADC_EVT_STARTED0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_REGDMA_EVT_DONE0_ST Represents the status of REGDMA_EVT_DONE0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_REGDMA_EVT_DONE1_ST Represents the status of REGDMA_EVT_DONE1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_REGDMA_EVT_DONE2_ST Represents the status of REGDMA_EVT_DONE2.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.7. SOC_ETM_EVT_ST4_REG (0x01C8)

Continued from the previous page...

SOC_ETM_REGDMA_EVT_DONE3_ST Represents the status of REGDMA_EVT_DONE3.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_REGDMA_EVT_ERR0_ST Represents the status of REGDMA_EVT_ERR0.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_REGDMA_EVT_ERR1_ST Represents the status of REGDMA_EVT_ERR1.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_REGDMA_EVT_ERR2_ST Represents the status of REGDMA_EVT_ERR2.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_REGDMA_EVT_ERR3_ST Represents the status of REGDMA_EVT_ERR3.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_TMPSNSR_EVT_OVER_LIMIT_ST Represents the status of TMP-SNSR_EVT_OVER_LIMIT.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_I2SO_EVT_RX_DONE_ST Represents the status of I2SO_EVT_RX_DONE.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_I2SO_EVT_TX_DONE_ST Represents the status of I2SO_EVT_TX_DONE.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_I2SO_EVT_X_WORDS_RECEIVED_ST Represents the status of I2SO_EVT_X_WORDS_RECEIVED.

0: Not received
1: Received
(R/WTC/SS)

Continued on the next page...

Register 13.7. SOC_ETM_EVT_ST4_REG (0x01C8)

Continued from the previous page...

SOC_ETM_I2SO_EVT_X_WORDS_SENT_ST Represents the status of I2SO_EVT_X_WORDS_SENT.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_I2S1_EVT_RX_DONE_ST Represents the status of I2S1_EVT_RX_DONE.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_I2S1_EVT_TX_DONE_ST Represents the status of I2S1_EVT_TX_DONE.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_I2S1_EVT_X_WORDS_RECEIVED_ST Represents the status of I2S1_EVT_X_WORDS_RECEIVED.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_I2S1_EVT_X_WORDS_SENT_ST Represents the status of I2S1_EVT_X_WORDS_SENT.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_I2S2_EVT_RX_DONE_ST Represents the status of I2S2_EVT_RX_DONE.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_I2S2_EVT_TX_DONE_ST Represents the status of I2S2_EVT_TX_DONE.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_I2S2_EVT_X_WORDS_RECEIVED_ST Represents the status of I2S2_EVT_X_WORDS_RECEIVED.

0: Not received
1: Received
(R/WTC/SS)

SOC_ETM_I2S2_EVT_X_WORDS_SENT_ST Represents the status of I2S2_EVT_X_WORDS_SENT.

0: Not received
1: Received
(R/WTC/SS)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset
SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_FULL_CH1_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_FULL_CH0_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH0_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_TOTAL_EOF_CH1_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_TOTAL_EOF_CH0_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_TOTAL_EOF_CH2_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CH1_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CH0_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CH2_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CH1_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_DONE_CH2_ST																																
SOC_ETM_GDMA_AHB_EVT_OUT_DONE_CH1_ST																																
SOC_ETM_GDMA_AHB_EVT_IN_FIFO_FULL_CH0_ST																																
SOC_ETM_GDMA_AHB_EVT_IN_FIFO_FULL_CH2_ST																																
SOC_ETM_GDMA_AHB_EVT_IN_FIFO_FULL_CH1_ST																																
SOC_ETM_GDMA_AHB_EVT_IN_FIFO_EMPTY_CH0_ST																																
SOC_ETM_GDMA_AHB_EVT_IN_FIFO_EMPTY_CH2_ST																																
SOC_ETM_GDMA_AHB_EVT_IN_FIFO_EMPTY_CH1_ST																																
SOC_ETM_GDMA_AHB_EVT_IN_SUC_EOF_CH0_ST																																
SOC_ETM_GDMA_AHB_EVT_IN_SUC_EOF_CH2_ST																																
SOC_ETM_GDMA_AHB_EVT_IN_SUC_EOF_CH1_ST																																
SOC_ETM_RTC_EVT_IN_DONE_CH2_ST																																
SOC_ETM_RTC_EVT_IN_DONE_CH1_ST																																
SOC_ETM_RTC_EVT_OVF_ST																																
SOC_ETM_ULP_EVT_TICK_ST																																
SOC_ETM_ULP_EVT_START_INTR_ST																																
SOC_ETM_ULP_EVT_HALT_ST																																
SOC_ETM_ULP_EVT_ERR_INTR_ST																																

0: Not received
1: Received
(R/WTC/SS)

0: Not received
1: Received
(R/WTC/SS)

0: Not received
1: Received
(R/WTC/SS)

0: Not received
1: Received
(R/WTC/SS)

0: Not received
1: Received
(R/WTC/SS)

0: Not received
1: Received
(R/WTC/SS)

Massif Systems

Register 13.8. SOC_ETM_EVT_ST5_REG (0x01D0)

Continued from the previous page...

SOC_ETM_GDMA_AHB_EVT_IN_DONE_CHO_ST Represents the status of
GDMA_AHB_EVT_IN_DONE_CHO.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_IN_DONE_CH1_ST Represents the status of
GDMA_AHB_EVT_IN_DONE_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_IN_DONE_CH2_ST Represents the status of
GDMA_AHB_EVT_IN_DONE_CH2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_IN_SUC_EOF_CHO_ST Represents the status of
GDMA_AHB_EVT_IN_SUC_EOF_CHO.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_IN_SUC_EOF_CH1_ST Represents the status of
GDMA_AHB_EVT_IN_SUC_EOF_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_IN_SUC_EOF_CH2_ST Represents the status of
GDMA_AHB_EVT_IN_SUC_EOF_CH2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_IN_FIFO_EMPTY_CHO_ST Represents the status of
GDMA_AHB_EVT_IN_FIFO_EMPTY_CHO.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_IN_FIFO_EMPTY_CH1_ST Represents the status of
GDMA_AHB_EVT_IN_FIFO_EMPTY_CH1.

0: Not received

1: Received

(R/WTC/SS)

Register 13.8. SOC_ETM_EVT_ST5_REG (0x01D0)

Continued from the previous page...

SOC_ETM_GDMA_AHB_EVT_IN_FIFO_EMPTY_CH2_ST Represents the status of
GDMA_AHB_EVT_IN_FIFO_EMPTY_CH2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_IN_FIFO_FULL_CHO_ST Represents the status of
GDMA_AHB_EVT_IN_FIFO_FULL_CHO.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_IN_FIFO_FULL_CH1_ST Represents the status of
GDMA_AHB_EVT_IN_FIFO_FULL_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_IN_FIFO_FULL_CH2_ST Represents the status of
GDMA_AHB_EVT_IN_FIFO_FULL_CH2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_OUT_DONE_CHO_ST Represents the status of
GDMA_AHB_EVT_OUT_DONE_CHO.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_OUT_DONE_CH1_ST Represents the status of
GDMA_AHB_EVT_OUT_DONE_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_OUT_DONE_CH2_ST Represents the status of
GDMA_AHB_EVT_OUT_DONE_CH2.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.8. SOC_ETM_EVT_ST5_REG (0x01D0)

Continued from the previous page...

SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CHO_ST Represents the status of
GDMA_AHB_EVT_OUT_EOF_CHO.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CH1_ST Represents the status of
GDMA_AHB_EVT_OUT_EOF_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CH2_ST Represents the status of
GDMA_AHB_EVT_OUT_EOF_CH2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_OUT_TOTAL_EOF_CHO_ST Represents the status of
GDMA_AHB_EVT_OUT_TOTAL_EOF_CHO.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_OUT_TOTAL_EOF_CH1_ST Represents the status of
GDMA_AHB_EVT_OUT_TOTAL_EOF_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_OUT_TOTAL_EOF_CH2_ST Represents the status of
GDMA_AHB_EVT_OUT_TOTAL_EOF_CH2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_EMPTY_CHO_ST Represents the status of
GDMA_AHB_EVT_OUT_FIFO_EMPTY_CHO.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.8. SOC_ETM_EVT_ST5_REG (0x01D0)

Continued from the previous page...

SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1_ST	Represents	the	status	of
GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2_ST	Represents	the	status	of
GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_FULL_CHO_ST	Represents	the	status	of
GDMA_AHB_EVT_OUT_FIFO_FULL_CHO.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_FULL_CH1_ST	Represents	the	status	of
GDMA_AHB_EVT_OUT_FIFO_FULL_CH1.				
0: Not received				
1: Received				
(R/WTC/SS)				

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
																	Reset																
Soc_ETM_DMA2D_EVT_IN_SUC_EOF_CHO_ST																																	
Soc_ETM_DMA2D_EVT_IN_DONE_CH1_ST																																	
Soc_ETM_DMA2D_EVT_IN_DONE_CH1_ST																																	
Soc_ETM_PIMU_EVT_SLEEP_WEEKUP_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_FIFO_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_FIFO_FULL_CH2_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_FIFO_FULL_CH1_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_TOTAL_EOF_CHO_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_TOTAL_EOF_CH2_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_EOF_CH1_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_EOF_CHO_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_EOF_CH1_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_EOF_CH2_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_DONE_CH2_ST																																	
Soc_ETM_GDMA_AXI_EVT_OUT_DONE_CH1_ST																																	
Soc_ETM_GDMA_AXI_EVT_IN_FIFO_FULL_CH2_ST																																	
Soc_ETM_GDMA_AXI_EVT_IN_FIFO_FULL_CH1_ST																																	
Soc_ETM_GDMA_AXI_EVT_IN_FIFO_EMPTY_CH2_ST																																	
Soc_ETM_GDMA_AXI_EVT_IN_FIFO_EMPTY_CH1_ST																																	
Soc_ETM_GDMA_AXI_EVT_IN_SUC_EOF_CHO_ST																																	
Soc_ETM_GDMA_AXI_EVT_IN_SUC_EOF_CH2_ST																																	
Soc_ETM_GDMA_AXI_EVT_IN_DONE_CH1_ST																																	
Soc_ETM_GDMA_AXI_EVT_IN_DONE_CH2_ST																																	
Soc_ETM_GDMA_AHB_EVT_OUT_FIFO_FULL_CH2_ST																																	

0: Not received
1: Received
(R/WTC/SS)

0: Not received
1: Received
(R/WTC/SS)

0: Not received
1: Received
(R/WTC/SS)

0: Not received
1: Received
(R/WTC/SS)

0: Not received
1: Received
(R/WTC/SS)

Espressif Systems

Register 13.9. SOC_ETM_EVT_ST6_REG (0x01D8)

Continued from the previous page...

SOC_ETM_GDMA_AXI_EVT_IN_SUC_EOF_CH1_ST Represents the status of
GDMA_AXI_EVT_IN_SUC_EOF_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AXI_EVT_IN_SUC_EOF_CH2_ST Represents the status of
GDMA_AXI_EVT_IN_SUC_EOF_CH2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AXI_EVT_IN_FIFO_EMPTY_CHO_ST Represents the status of
GDMA_AXI_EVT_IN_FIFO_EMPTY_CHO.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AXI_EVT_IN_FIFO_EMPTY_CH1_ST Represents the status of
GDMA_AXI_EVT_IN_FIFO_EMPTY_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AXI_EVT_IN_FIFO_EMPTY_CH2_ST Represents the status of
GDMA_AXI_EVT_IN_FIFO_EMPTY_CH2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AXI_EVT_IN_FIFO_FULL_CHO_ST Represents the status of
GDMA_AXI_EVT_IN_FIFO_FULL_CHO.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AXI_EVT_IN_FIFO_FULL_CH1_ST Represents the status of
GDMA_AXI_EVT_IN_FIFO_FULL_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_GDMA_AXI_EVT_IN_FIFO_FULL_CH2_ST Represents the status of
GDMA_AXI_EVT_IN_FIFO_FULL_CH2.

0: Not received

1: Received

(R/WTC/SS)

Register 13.9. SOC_ETM_EVT_ST6_REG (0x01D8)

Continued from the previous page...

SOC_ETM_GDMA_AXI_EVT_OUT_DONE_CHO_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_DONE_CHO.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AXI_EVT_OUT_DONE_CH1_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_DONE_CH1.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AXI_EVT_OUT_DONE_CH2_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_DONE_CH2.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AXI_EVT_OUT_EOF_CHO_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_EOF_CHO.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AXI_EVT_OUT_EOF_CH1_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_EOF_CH1.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AXI_EVT_OUT_EOF_CH2_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_EOF_CH2.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AXI_EVT_OUT_TOTAL_EOF_CHO_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_TOTAL_EOF_CHO.				
0: Not received				
1: Received				
(R/WTC/SS)				

Continued on the next page...

Register 13.9. SOC_ETM_EVT_ST6_REG (0x01D8)

Continued from the previous page...

SOC_ETM_GDMA_AXI_EVT_OUT_TOTAL_EOF_CH1_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_TOTAL_EOF_CH1.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AXI_EVT_OUT_TOTAL_EOF_CH2_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_TOTAL_EOF_CH2.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_FULL_CH0_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_FIFO_FULL_CH0.				
0: Not received				
1: Received				
(R/WTC/SS)				
SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_FULL_CH1_ST	Represents	the	status	of
GDMA_AXI_EVT_OUT_FIFO_FULL_CH1.				
0: Not received				
1: Received				
(R/WTC/SS)				

Continued on the next page...

Register 13.9. SOC_ETM_EVT_ST6_REG (0x01D8)

Continued from the previous page...

SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_FULL_CH2_ST Represents the status of GDMA_AXI_EVT_OUT_FIFO_FULL_CH2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_PMU_EVT_SLEEP_WEEKUP_ST Represents the status of PMU_EVT_SLEEP_WEEKUP.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_DMA2D_EVT_IN_DONE_CHO_ST Represents the status of DMA2D_EVT_IN_DONE_CHO.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_DMA2D_EVT_IN_DONE_CH1_ST Represents the status of DMA2D_EVT_IN_DONE_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_DMA2D_EVT_IN_SUC_EOF_CHO_ST Represents the status of DMA2D_EVT_IN_SUC_EOF_CHO.

0: Not received

1: Received

(R/WTC/SS)

Register 13.10. SOC_ETM_EVT_ST7_REG (0x01E0)

(reserved)																						SOC_ETM_DMA2D_EVT_OUT_TOTAL_EOF_CH2_ST SOC_ETM_DMA2D_EVT_OUT_TOTAL_EOF_CH1_ST SOC_ETM_DMA2D_EVT_OUT_TOTAL_EOF_CH0_ST SOC_ETM_DMA2D_EVT_OUT_EOF_CH2_ST SOC_ETM_DMA2D_EVT_OUT_EOF_CH1_ST SOC_ETM_DMA2D_EVT_OUT_EOF_CH0_ST SOC_ETM_DMA2D_EVT_OUT_DONE_CH2_ST SOC_ETM_DMA2D_EVT_OUT_DONE_CH1_ST SOC_ETM_DMA2D_EVT_IN_SUC_EOF_CH1_ST									
31										10										9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset								

Reset

SOC_ETM_DMA2D_EVT_IN_SUC_EOF_CH1_ST Represents the status of DMA2D_EVT_IN_SUC_EOF_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_DMA2D_EVT_OUT_DONE_CH0_ST Represents the status of DMA2D_EVT_OUT_DONE_CH0.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_DMA2D_EVT_OUT_DONE_CH1_ST Represents the status of DMA2D_EVT_OUT_DONE_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_DMA2D_EVT_OUT_DONE_CH2_ST Represents the status of DMA2D_EVT_OUT_DONE_CH2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_DMA2D_EVT_OUT_EOF_CH0_ST Represents the status of DMA2D_EVT_OUT_EOF_CH0.

0: Not received

1: Received

(R/WTC/SS)

Continued on the next page...

Register 13.10. SOC_ETM_EVT_ST7_REG (0x01E0)

Continued from the previous page...

SOC_ETM_DMA2D_EVT_OUT_EOF_CH1_ST Represents the status of DMA2D_EVT_OUT_EOF_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_DMA2D_EVT_OUT_EOF_CH2_ST Represents the status of DMA2D_EVT_OUT_EOF_CH2.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_DMA2D_EVT_OUT_TOTAL_EOF_CHO_ST Represents the status of DMA2D_EVT_OUT_TOTAL_EOF_CHO.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_DMA2D_EVT_OUT_TOTAL_EOF_CH1_ST Represents the status of DMA2D_EVT_OUT_TOTAL_EOF_CH1.

0: Not received

1: Received

(R/WTC/SS)

SOC_ETM_DMA2D_EVT_OUT_TOTAL_EOF_CH2_ST Represents the status of DMA2D_EVT_OUT_TOTAL_EOF_CH2.

0: Not received

1: Received

(R/WTC/SS)

Register 13.11. SOC_ETM_TASK_STO_REG (0x01E8)

	SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH3_ST
	SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH2_ST
	SOC_ETM_LEDC_TASK_TIMER3_RES_UPDATE_CHO_ST
	SOC_ETM_LEDC_TASK_TIMER2_RES_UPDATE_CHO_ST
	SOC_ETM_GPIO_TASK_TIMER0_RES_UPDATE_ST
	SOC_ETM_GPIO_TASK_CH7_TOGGLE_ST
	SOC_ETM_GPIO_TASK_CH6_TOGGLE_ST
	SOC_ETM_GPIO_TASK_CH5_TOGGLE_ST
	SOC_ETM_GPIO_TASK_CH4_TOGGLE_ST
	SOC_ETM_GPIO_TASK_CH3_TOGGLE_ST
	SOC_ETM_GPIO_TASK_CH2_TOGGLE_ST
	SOC_ETM_GPIO_TASK_CH1_TOGGLE_ST
	SOC_ETM_GPIO_TASK_CH0_TOGGLE_ST
	SOC_ETM_GPIO_TASK_CH7_CLEAR_ST
	SOC_ETM_GPIO_TASK_CH6_CLEAR_ST
	SOC_ETM_GPIO_TASK_CH5_CLEAR_ST
	SOC_ETM_GPIO_TASK_CH4_CLEAR_ST
	SOC_ETM_GPIO_TASK_CH3_CLEAR_ST
	SOC_ETM_GPIO_TASK_CH2_CLEAR_ST
	SOC_ETM_GPIO_TASK_CH1_CLEAR_ST
	SOC_ETM_GPIO_TASK_CH0_CLEAR_ST
	SOC_ETM_GPIO_TASK_CH7_SET_ST
	SOC_ETM_GPIO_TASK_CH6_SET_ST
	SOC_ETM_GPIO_TASK_CH5_SET_ST
	SOC_ETM_GPIO_TASK_CH4_SET_ST
	SOC_ETM_GPIO_TASK_CH3_SET_ST
	SOC_ETM_GPIO_TASK_CH2_SET_ST
	SOC_ETM_GPIO_TASK_CH1_SET_ST
	SOC_ETM_GPIO_TASK_CH0_SET_ST
	Reset

SOC_ETM_GPIO_TASK_CHO_SET_ST Represents the status of GPIO_TASK_CHO_SET.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH1_SET_ST Represents the status of GPIO_TASK_CH1_SET.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH2_SET_ST Represents the status of GPIO_TASK_CH2_SET.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH3_SET_ST Represents the status of GPIO_TASK_CH3_SET.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH4_SET_ST Represents the status of GPIO_TASK_CH4_SET.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH5_SET_ST Represents the status of GPIO_TASK_CH5_SET.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH6_SET_ST Represents the status of GPIO_TASK_CH6_SET.

0: Not generated

1: Generated

(R/WTC/SS)

Register 13.11. SOC_ETM_TASK_STO_REG (0x01E8)

Continued from the previous page...

SOC_ETM_GPIO_TASK_CH7_SET_ST Represents the status of GPIO_TASK_CH7_SET.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH0_CLEAR_ST Represents the status of GPIO_TASK_CH0_CLEAR.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH1_CLEAR_ST Represents the status of GPIO_TASK_CH1_CLEAR.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH2_CLEAR_ST Represents the status of GPIO_TASK_CH2_CLEAR.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH3_CLEAR_ST Represents the status of GPIO_TASK_CH3_CLEAR.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH4_CLEAR_ST Represents the status of GPIO_TASK_CH4_CLEAR.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH5_CLEAR_ST Represents the status of GPIO_TASK_CH5_CLEAR.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH6_CLEAR_ST Represents the status of GPIO_TASK_CH6_CLEAR.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH7_CLEAR_ST Represents the status of GPIO_TASK_CH7_CLEAR.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.11. SOC_ETM_TASK_STO_REG (0x01E8)

Continued from the previous page...

SOC_ETM_GPIO_TASK_CH0_TOGGLE_ST Represents the status of GPIO_TASK_CH0_TOGGLE.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH1_TOGGLE_ST Represents the status of GPIO_TASK_CH1_TOGGLE.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH2_TOGGLE_ST Represents the status of GPIO_TASK_CH2_TOGGLE.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH3_TOGGLE_ST Represents the status of GPIO_TASK_CH3_TOGGLE.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH4_TOGGLE_ST Represents the status of GPIO_TASK_CH4_TOGGLE.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH5_TOGGLE_ST Represents the status of GPIO_TASK_CH5_TOGGLE.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH6_TOGGLE_ST Represents the status of GPIO_TASK_CH6_TOGGLE.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GPIO_TASK_CH7_TOGGLE_ST Represents the status of GPIO_TASK_CH7_TOGGLE.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER0_RES_UPDATE_ST Represents the status of LEDC_TASK_TIMER0_RES_UPDATE.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.11. SOC_ETM_TASK_STO_REG (0x01E8)

Continued from the previous page...

SOC_ETM_LEDC_TASK_TIMER1_RES_UPDATE_ST	Represents	the	status	of
LEDC_TASK_TIMER1_RES_UPDATE.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_TIMER2_RES_UPDATE_ST	Represents	the	status	of
LEDC_TASK_TIMER2_RES_UPDATE.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_TIMER3_RES_UPDATE_ST	Represents	the	status	of
LEDC_TASK_TIMER3_RES_UPDATE.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CHO_ST	Represents	the	status	of
LEDC_TASK_DUTY_SCALE_UPDATE_CHO.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH1_ST	Represents	the	status	of
LEDC_TASK_DUTY_SCALE_UPDATE_CH1.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH2_ST	Represents	the	status	of
LEDC_TASK_DUTY_SCALE_UPDATE_CH2.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH3_ST	Represents	the	status	of
LEDC_TASK_DUTY_SCALE_UPDATE_CH3.				
0: Not generated				
1: Generated				
(R/WTC/SS)				

Register 13.12. SOC_ETM_TASK_ST1_REG (0x01F0)

SOC_ETM_LEDC_TASK_TIMER3_RESUME_ST																																SOC_ETM_LEDC_TASK_TIMER2_RESUME_ST																																SOC_ETM_LEDC_TASK_TIMER1_RESUME_ST																																SOC_ETM_LEDC_TASK_TIMER0_RESUME_ST																																SOC_ETM_LEDC_TASK_TIMER3_RST_ST																																SOC_ETM_LEDC_TASK_TIMER2_RST_ST																																SOC_ETM_LEDC_TASK_TIMER1_RST_ST																																SOC_ETM_LEDC_TASK_TIMER0_RST_ST																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH7_ST																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH6_ST																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH5_ST																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH4_ST																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH3_ST																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH2_ST																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH1_ST																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH0_ST																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH7_ST																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH6_ST																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH5_ST																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH4_ST																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH3_ST																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH2_ST																																SOC_ETM_LEDC_TASK_TIMER3_CAP_ST																																SOC_ETM_LEDC_TASK_TIMER2_CAP_ST																																SOC_ETM_LEDC_TASK_TIMER1_CAP_ST																																SOC_ETM_LEDC_TASK_TIMER0_CAP_ST																																SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH7_ST																																SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH6_ST																																SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH5_ST																																SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH4_ST																																																																																																																	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Reset

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH4_ST Represents the status of LEDC_TASK_DUTY_SCALE_UPDATE_CH4.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH5_ST Represents the status of LEDC_TASK_DUTY_SCALE_UPDATE_CH5.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH6_ST Represents the status of LEDC_TASK_DUTY_SCALE_UPDATE_CH6.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH7_ST Represents the status of LEDC_TASK_DUTY_SCALE_UPDATE_CH7.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER0_CAP_ST Represents the status of LEDC_TASK_TIMER0_CAP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER1_CAP_ST Represents the status of LEDC_TASK_TIMER1_CAP.

0: Not generated

1: Generated

(R/WTC/SS)

Register 13.12. SOC_ETM_TASK_ST1_REG (0x01F0)**Continued from the previous page...****SOC_ETM_LEDC_TASK_TIMER2_CAP_ST** Represents the status of LEDC_TASK_TIMER2_CAP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER3_CAP_ST Represents the status of LEDC_TASK_TIMER3_CAP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CHO_ST Represents the status of LEDC_TASK_SIG_OUT_DIS_CHO.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH1_ST Represents the status of LEDC_TASK_SIG_OUT_DIS_CH1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH2_ST Represents the status of LEDC_TASK_SIG_OUT_DIS_CH2.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH3_ST Represents the status of LEDC_TASK_SIG_OUT_DIS_CH3.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH4_ST Represents the status of LEDC_TASK_SIG_OUT_DIS_CH4.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH5_ST Represents the status of LEDC_TASK_SIG_OUT_DIS_CH5.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.12. SOC_ETM_TASK_ST1_REG (0x01F0)

Continued from the previous page...

SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH6_ST Represents the status of
LEDC_TASK_SIG_OUT_DIS_CH6.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH7_ST Represents the status of
LEDC_TASK_SIG_OUT_DIS_CH7.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH0_ST Represents the status of
LEDC_TASK_OVF_CNT_RST_CH0.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH1_ST Represents the status of
LEDC_TASK_OVF_CNT_RST_CH1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH2_ST Represents the status of
LEDC_TASK_OVF_CNT_RST_CH2.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH3_ST Represents the status of
LEDC_TASK_OVF_CNT_RST_CH3.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH4_ST Represents the status of
LEDC_TASK_OVF_CNT_RST_CH4.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH5_ST Represents the status of
LEDC_TASK_OVF_CNT_RST_CH5.

0: Not generated

1: Generated

(R/WTC/SS)

Register 13.12. SOC_ETM_TASK_ST1_REG (0x01F0)**Continued from the previous page...**

SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH6_ST Represents the status of
LEDC_TASK_OVF_CNT_RST_CH6.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH7_ST Represents the status of
LEDC_TASK_OVF_CNT_RST_CH7.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER0_RST_ST Represents the status of LEDC_TASK_TIMER0_RST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER1_RST_ST Represents the status of LEDC_TASK_TIMER1_RST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER2_RST_ST Represents the status of LEDC_TASK_TIMER2_RST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER3_RST_ST Represents the status of LEDC_TASK_TIMER3_RST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER0_RESUME_ST Represents the status of
LEDC_TASK_TIMER0_RESUME.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER1_RESUME_ST Represents the status of
LEDC_TASK_TIMER1_RESUME.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.12. SOC_ETM_TASK_ST1_REG (0x01F0)

Continued from the previous page...

SOC_ETM_LEDC_TASK_TIMER2_RESUME_ST Represents the status of
LEDC_TASK_TIMER2_RESUME.
0: Not generated
1: Generated
(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER3_RESUME_ST Represents the status of
LEDC_TASK_TIMER3_RESUME.
0: Not generated
1: Generated
(R/WTC/SS)

Register 13.13. SOC_ETM_TASK_ST2_REG (0x01F8)

SOC_ETM_TGO_TASK_CNT_RELOAD_TIMER0_ST																																SOC_ETM_TGO_TASK_CNT_STOP_TIMER0_ST																																SOC_ETM_TGO_TASK_ALARM_START_TIMER0_ST																																SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH7_ST																																SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH6_ST																																SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH5_ST																																SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH4_ST																																SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH3_ST																																SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH2_ST																																SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH0_ST																																SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH7_ST																																SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH6_ST																																SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH5_ST																																SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH4_ST																																SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH3_ST																																SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH2_ST																																SOC_ETM_LEDC_TASK_TIMER3_PAUSE_ST																																SOC_ETM_LEDC_TASK_TIMER2_PAUSE_ST																																SOC_ETM_LEDC_TASK_TIMER1_PAUSE_ST																																SOC_ETM_LEDC_TASK_TIMER0_PAUSE_ST																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															

SOC_ETM_LEDC_TASK_TIMER0_PAUSE_ST Represents the status of LEDC_TASK_TIMER0_PAUSE.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER1_PAUSE_ST Represents the status of LEDC_TASK_TIMER1_PAUSE.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER2_PAUSE_ST Represents the status of LEDC_TASK_TIMER2_PAUSE.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_TIMER3_PAUSE_ST Represents the status of LEDC_TASK_TIMER3_PAUSE.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_GAMMA_RESTART_CHO_ST Represents the status of LEDC_TASK_GAMMA_RESTART_CHO.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.13. SOC_ETM_TASK_ST2_REG (0x01F8)

Continued from the previous page...

SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH1_ST Represents the status of
LEDC_TASK_GAMMA_RESTART_CH1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH2_ST Represents the status of
LEDC_TASK_GAMMA_RESTART_CH2.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH3_ST Represents the status of
LEDC_TASK_GAMMA_RESTART_CH3.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH4_ST Represents the status of
LEDC_TASK_GAMMA_RESTART_CH4.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH5_ST Represents the status of
LEDC_TASK_GAMMA_RESTART_CH5.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH6_ST Represents the status of
LEDC_TASK_GAMMA_RESTART_CH6.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH7_ST Represents the status of
LEDC_TASK_GAMMA_RESTART_CH7.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CHO_ST Represents the status of
LEDC_TASK_GAMMA_PAUSE_CHO.

0: Not generated

1: Generated

(R/WTC/SS)

Register 13.13. SOC_ETM_TASK_ST2_REG (0x01F8)

Continued from the previous page...

SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH1_ST	Represents	the	status	of
LEDC_TASK_GAMMA_PAUSE_CH1.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH2_ST	Represents	the	status	of
LEDC_TASK_GAMMA_PAUSE_CH2.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH3_ST	Represents	the	status	of
LEDC_TASK_GAMMA_PAUSE_CH3.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH4_ST	Represents	the	status	of
LEDC_TASK_GAMMA_PAUSE_CH4.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH5_ST	Represents	the	status	of
LEDC_TASK_GAMMA_PAUSE_CH5.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH6_ST	Represents	the	status	of
LEDC_TASK_GAMMA_PAUSE_CH6.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH7_ST	Represents	the	status	of
LEDC_TASK_GAMMA_PAUSE_CH7.				
0: Not generated				
1: Generated				
(R/WTC/SS)				

Continued on the next page...

Register 13.13. SOC_ETM_TASK_ST2_REG (0x01F8)

Continued from the previous page...

SOC_ETM_LEDC_TASK_GAMMA_RESUME_CHO_ST	Represents	the	status	of
LEDC_TASK_GAMMA_RESUME_CHO.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH1_ST	Represents	the	status	of
LEDC_TASK_GAMMA_RESUME_CH1.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH2_ST	Represents	the	status	of
LEDC_TASK_GAMMA_RESUME_CH2.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH3_ST	Represents	the	status	of
LEDC_TASK_GAMMA_RESUME_CH3.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH4_ST	Represents	the	status	of
LEDC_TASK_GAMMA_RESUME_CH4.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH5_ST	Represents	the	status	of
LEDC_TASK_GAMMA_RESUME_CH5.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH6_ST	Represents	the	status	of
LEDC_TASK_GAMMA_RESUME_CH6.				
0: Not generated				
1: Generated				
(R/WTC/SS)				

Continued on the next page...

Register 13.13. SOC_ETM_TASK_ST2_REG (0x01F8)

Continued from the previous page...

SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH7_ST Represents the status of
LEDC_TASK_GAMMA_RESUME_CH7.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TGO_TASK_CNT_START_TIMER0_ST Represents the status of
TGO_TASK_CNT_START_TIMER0.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TGO_TASK_ALARM_START_TIMER0_ST Represents the status of
TGO_TASK_ALARM_START_TIMER0.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TGO_TASK_CNT_STOP_TIMER0_ST Represents the status of
TGO_TASK_CNT_STOP_TIMER0.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TGO_TASK_CNT_RELOAD_TIMER0_ST Represents the status of
TGO_TASK_CNT_RELOAD_TIMER0.

0: Not generated

1: Generated

(R/WTC/SS)

Register 13.14. SOC_ETM_TASK_ST3_REG (0x0200)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset																															

SOC_ETM_TGO_TASK_CNT_CAP_TIMER0_ST	Represents	the	status	of
TGO_TASK_CNT_CAP_TIMER0.				
0: Not generated				
1: Generated				
(R/WTC/SS)				

SOC_ETM_TGO_TASK_CNT_START_TIMER1_ST	Represents	the	status	of
TGO_TASK_CNT_START_TIMER1.				
0: Not generated				
1: Generated				
(R/WTC/SS)				

SOC_ETM_TGO_TASK_ALARM_START_TIMER1_ST	Represents	the	status	of
TGO_TASK_ALARM_START_TIMER1.				
0: Not generated				
1: Generated				
(R/WTC/SS)				

SOC_ETM_TGO_TASK_CNT_STOP_TIMER1_ST	Represents	the	status	of
TGO_TASK_CNT_STOP_TIMER1.				
0: Not generated				
1: Generated				
(R/WTC/SS)				

SOC_ETM_TGO_TASK_CNT_RELOAD_TIMER1_ST	Represents	the	status	of
TGO_TASK_CNT_RELOAD_TIMER1.				
0: Not generated				
1: Generated				
(R/WTC/SS)				

Continued on the next page...

Register 13.14. SOC_ETM_TASK_ST3_REG (0x0200)

Continued from the previous page...

SOC_ETM_TGO_TASK_CNT_CAP_TIMER1_ST Represents the status of
TGO_TASK_CNT_CAP_TIMER1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TG1_TASK_CNT_START_TIMER0_ST Represents the status of
TG1_TASK_CNT_START_TIMER0.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TG1_TASK_ALARM_START_TIMER0_ST Represents the status of
TG1_TASK_ALARM_START_TIMER0.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TG1_TASK_CNT_STOP_TIMER0_ST Represents the status of
TG1_TASK_CNT_STOP_TIMER0.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TG1_TASK_CNT_RELOAD_TIMER0_ST Represents the status of
TG1_TASK_CNT_RELOAD_TIMER0.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TG1_TASK_CNT_CAP_TIMER0_ST Represents the status of
TG1_TASK_CNT_CAP_TIMER0.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TG1_TASK_CNT_START_TIMER1_ST Represents the status of
TG1_TASK_CNT_START_TIMER1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TG1_TASK_ALARM_START_TIMER1_ST Represents the status of
TG1_TASK_ALARM_START_TIMER1.

0: Not generated

1: Generated

(R/WTC/SS)

Register 13.14. SOC_ETM_TASK_ST3_REG (0x0200)

Continued from the previous page...

SOC_ETM_TG1_TASK_CNT_STOP_TIMER1_ST Represents the status of
TG1_TASK_CNT_STOP_TIMER1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TG1_TASK_CNT_RELOAD_TIMER1_ST Represents the status of
TG1_TASK_CNT_RELOAD_TIMER1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_TG1_TASK_CNT_CAP_TIMER1_ST Represents the status of TG1_TASK_CNT_CAP_TIMER1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_CMPRO_A_UP_ST Represents the status of
MCPWMO_TASK_CMPRO_A_UP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_CMPR1_A_UP_ST Represents the status of
MCPWMO_TASK_CMPR1_A_UP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_CMPR2_A_UP_ST Represents the status of
MCPWMO_TASK_CMPR2_A_UP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_CMPRO_B_UP_ST Represents the status of
MCPWMO_TASK_CMPRO_B_UP.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.14. SOC_ETM_TASK_ST3_REG (0x0200)

Continued from the previous page...

SOC_ETM_MCPWMO_TASK_CMPR1_B_UP_ST Represents the status of
MCPWMO_TASK_CMPR1_B_UP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_CMPR2_B_UP_ST Represents the status of
MCPWMO_TASK_CMPR2_B_UP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_GEN_STOP_ST Represents the status of MCPWMO_TASK_GEN_STOP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_TIMER0_SYN_ST Represents the status of
MCPWMO_TASK_TIMER0_SYN.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_TIMER1_SYN_ST Represents the status of
MCPWMO_TASK_TIMER1_SYN.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_TIMER2_SYN_ST Represents the status of
MCPWMO_TASK_TIMER2_SYN.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_TIMER0_PERIOD_UP_ST Represents the status of
MCPWMO_TASK_TIMER0_PERIOD_UP.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.14. SOC_ETM_TASK_ST3_REG (0x0200)

Continued from the previous page...

SOC_ETM_MCPWMO_TASK_TIMER1_PERIOD_UP_ST Represents the status of
MCPWMO_TASK_TIMER1_PERIOD_UP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_TIMER2_PERIOD_UP_ST Represents the status of
MCPWMO_TASK_TIMER2_PERIOD_UP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_TZO_OST_ST Represents the status of MCPWMO_TASK_TZO_OST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_TZ1_OST_ST Represents the status of MCPWMO_TASK_TZ1_OST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_TZ2_OST_ST Represents the status of MCPWMO_TASK_TZ2_OST.

0: Not generated

1: Generated

(R/WTC/SS)

Register 13.15. SOC_ETM_TASK_ST4_REG (0x0208)

SOC_ETM_ADC_TASK_STOPO_ST	SOC_ETM_ADC_TASK_STARTO_ST	(reserved)	SOC_ETM_ADC_TASK_SAMPLEO_ST	SOC_ETM_MCPWM1_TASK_CAP2_ST	SOC_ETM_MCPWM1_TASK_CAP1_ST	SOC_ETM_MCPWM1_TASK_C4PO_ST	SOC_ETM_MCPWM1_TASK_CLR2_OST_ST	SOC_ETM_MCPWM1_TASK_CLR1_OST_ST	SOC_ETM_MCPWM1_TASK_TZ2_OST_ST	SOC_ETM_MCPWM1_TASK_TZ1_OST_ST	SOC_ETM_MCPWM1_TASK_TZ0_OST_ST	SOC_ETM_MCPWM1_TASK_TIMER2_PERIOD_UP_ST	SOC_ETM_MCPWM1_TASK_TIMER1_PERIOD_UP_ST	SOC_ETM_MCPWM1_TASK_TIMER2_PERIOD_UP_ST	SOC_ETM_MCPWM1_TASK_TIMER1_SYN_ST	SOC_ETM_MCPWM1_TASK_TIMER0_SYN_ST	SOC_ETM_MCPWM1_TASK_GEN_STOP_ST	SOC_ETM_MCPWM1_TASK_CMPR2_B_UP_ST	SOC_ETM_MCPWM1_TASK_CMPR1_B_UP_ST	SOC_ETM_MCPWM1_TASK_CMPR2_A_UP_ST	SOC_ETM_MCPWM1_TASK_CMPR1_A_UP_ST	SOC_ETM_MCPWM1_TASK_C4P2_ST	SOC_ETM_MCPWM1_TASK_CAP1_ST	SOC_ETM_MCPWM1_TASK_C4PO_ST	SOC_ETM_MCPWM1_TASK_CLR2_OST_ST	SOC_ETM_MCPWM1_TASK_CLR1_OST_ST	SOC_ETM_MCPWM1_TASK_CLR0_OST_ST				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

SOC_ETM_MCPWMO_TASK_CLRO_OST_ST Represents the status of MCPWMO_TASK_CLRO_OST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_CLR1_OST_ST Represents the status of MCPWMO_TASK_CLR1_OST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM0_TASK_CLR2_OST_ST Represents the status of MCPWM0_TASK_CLR2_OST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_CAPO_ST Represents the status of MCPWMO_TASK_CAPO.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_CAP1_ST Represents the status of MCPWMO_TASK_CAP1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWMO_TASK_CAP2_ST Represents the status of MCPWMO_TASK_CAP2.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.15. SOC_ETM_TASK_ST4_REG (0x0208)

Continued from the previous page...

SOC_ETM_MCPWM1_TASK_CMPRO_A_UP_ST	Represents	the	status	of
MCPWM1_TASK_CMPRO_A_UP.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_MCPWM1_TASK_CMPR1_A_UP_ST	Represents	the	status	of
MCPWM1_TASK_CMPR1_A_UP.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_MCPWM1_TASK_CMPR2_A_UP_ST	Represents	the	status	of
MCPWM1_TASK_CMPR2_A_UP.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_MCPWM1_TASK_CMPRO_B_UP_ST	Represents	the	status	of
MCPWM1_TASK_CMPRO_B_UP.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_MCPWM1_TASK_CMPR1_B_UP_ST	Represents	the	status	of
MCPWM1_TASK_CMPR1_B_UP.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_MCPWM1_TASK_CMPR2_B_UP_ST	Represents	the	status	of
MCPWM1_TASK_CMPR2_B_UP.				
0: Not generated				
1: Generated				
(R/WTC/SS)				
SOC_ETM_MCPWM1_TASK_GEN_STOP_ST	Represents the status of MCPWM1_TASK_GEN_STOP.			
0: Not generated				
1: Generated				
(R/WTC/SS)				

Continued on the next page...

Register 13.15. SOC_ETM_TASK_ST4_REG (0x0208)

Continued from the previous page...

SOC_ETM_MCPWM1_TASK_TIMER0_SYN_ST Represents the status of
MCPWM1_TASK_TIMER0_SYN.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM1_TASK_TIMER1_SYN_ST Represents the status of
MCPWM1_TASK_TIMER1_SYN.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM1_TASK_TIMER2_SYN_ST Represents the status of
MCPWM1_TASK_TIMER2_SYN.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM1_TASK_TIMER0_PERIOD_UP_ST Represents the status of
MCPWM1_TASK_TIMER0_PERIOD_UP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM1_TASK_TIMER1_PERIOD_UP_ST Represents the status of
MCPWM1_TASK_TIMER1_PERIOD_UP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM1_TASK_TIMER2_PERIOD_UP_ST Represents the status of
MCPWM1_TASK_TIMER2_PERIOD_UP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM1_TASK_TZO_OST_ST Represents the status of MCPWM1_TASK_TZO_OST.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.15. SOC_ETM_TASK_ST4_REG (0x0208)

Continued from the previous page...

SOC_ETM_MCPWM1_TASK_TZ1_OST_ST Represents the status of MCPWM1_TASK_TZ1_OST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM1_TASK_TZ2_OST_ST Represents the status of MCPWM1_TASK_TZ2_OST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM1_TASK_CLRO_OST_ST Represents the status of MCPWM1_TASK_CLRO_OST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM1_TASK_CLR1_OST_ST Represents the status of MCPWM1_TASK_CLR1_OST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM1_TASK_CLR2_OST_ST Represents the status of MCPWM1_TASK_CLR2_OST.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM1_TASK_CAPO_ST Represents the status of MCPWM1_TASK_CAPO.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_MCPWM1_TASK_CAP1_ST Represents the status of MCPWM1_TASK_CAP1.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.15. SOC_ETM_TASK_ST4_REG (0x0208)

Continued from the previous page...

SOC_ETM_MCPWM1_TASK_CAP2_ST Represents the status of MCPWM1_TASK_CAP2.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_ADC_TASK_SAMPLE0_ST Represents the status of ADC_TASK_SAMPLE0.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_ADC_TASK_START0_ST Represents the status of ADC_TASK_START0.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_ADC_TASK_STOP0_ST Represents the status of ADC_TASK_STOP0.

0: Not generated

1: Generated

(R/WTC/SS)

Register 13.16. SOC_ETM_TASK_ST5_REG (0x0210)

SOC_ETM_GDMA_AXI_TASK_IN_START_CH1_ST	SOC_ETM_GDMA_AXI_TASK_IN_START_CH0_ST	SOC_ETM_GDMA_AHB_TASK_OUT_START_CH2_ST	SOC_ETM_GDMA_AHB_TASK_OUT_START_CH1_ST	SOC_ETM_GDMA_AHB_TASK_IN_START_CH0_ST	SOC_ETM_GDMA_AHB_TASK_IN_START_CH1_ST	SOC_ETM_RTC_TASK_TRIGGERFLW_ST	SOC_ETM_RTC_TASK_CLR_ST	SOC_ETM_ULP_TASK_STOP_ST	SOC_ETM_ULP_TASK_START_ST	SOC_ETM_I2S2_TASK_WAKEUP_CPU_ST	SOC_ETM_I2S2_TASK_STOP_TX_ST	SOC_ETM_I2S2_TASK_STOP_RX_ST	SOC_ETM_I2S1_TASK_START_TX_ST	SOC_ETM_I2S1_TASK_STOP_TX_ST	SOC_ETM_I2S1_TASK_STOP_RX_ST	SOC_ETM_I2S0_TASK_START_TX_ST	SOC_ETM_I2S0_TASK_STOP_TX_ST	SOC_ETM_I2S0_TASK_STOP_RX_ST	SOC_ETM_TMPSNSR_TASK_START_TX_ST	SOC_ETM_TMPSNSR_TASK_STOP_RX_ST	SOC_ETM_REGDMA_TASK_START_SAMPLE_ST	SOC_ETM_REGDMA_TASK_START3_ST	SOC_ETM_REGDMA_TASK_START2_ST	SOC_ETM_REGDMA_TASK_START1_ST	SOC_ETM_REGDMA_TASK_START0_ST						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

SOC_ETM_REGDMA_TASK_START0_ST Represents the status of REGDMA_TASK_START0.

- 0: Not generated
- 1: Generated
- (R/WTC/SS)

SOC_ETM_REGDMA_TASK_START1_ST Represents the status of REGDMA_TASK_START1.

- 0: Not generated
- 1: Generated
- (R/WTC/SS)

SOC_ETM_REGDMA_TASK_START2_ST Represents the status of REGDMA_TASK_START2.

- 0: Not generated
- 1: Generated
- (R/WTC/SS)

SOC_ETM_REGDMA_TASK_START3_ST Represents the status of REGDMA_TASK_START3.

- 0: Not generated
- 1: Generated
- (R/WTC/SS)

SOC_ETM_TMPSNSR_TASK_START_SAMPLE_ST Represents the status of TMP-SNSR_TASK_START_SAMPLE.

- 0: Not generated
- 1: Generated
- (R/WTC/SS)

SOC_ETM_TMPSNSR_TASK_STOP_SAMPLE_ST Represents the status of TMP-SNSR_TASK_STOP_SAMPLE.

- 0: Not generated
- 1: Generated
- (R/WTC/SS)

Continued on the next page...

Register 13.16. SOC_ETM_TASK_ST5_REG (0x0210)

Continued from the previous page...

SOC_ETM_I2SO_TASK_START_RX_ST Represents the status of I2SO_TASK_START_RX.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_I2SO_TASK_START_TX_ST Represents the status of I2SO_TASK_START_TX.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_I2SO_TASK_STOP_RX_ST Represents the status of I2SO_TASK_STOP_RX.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_I2SO_TASK_STOP_TX_ST Represents the status of I2SO_TASK_STOP_TX.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_I2S1_TASK_START_RX_ST Represents the status of I2S1_TASK_START_RX.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_I2S1_TASK_START_TX_ST Represents the status of I2S1_TASK_START_TX.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_I2S1_TASK_STOP_RX_ST Represents the status of I2S1_TASK_STOP_RX.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_I2S1_TASK_STOP_TX_ST Represents the status of I2S1_TASK_STOP_TX.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_I2S2_TASK_START_RX_ST Represents the status of I2S2_TASK_START_RX.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_I2S2_TASK_START_TX_ST Represents the status of I2S2_TASK_START_TX.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.16. SOC_ETM_TASK_ST5_REG (0x0210)

Continued from the previous page...

SOC_ETM_I2S2_TASK_STOP_RX_ST Represents the status of I2S2_TASK_STOP_RX.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_I2S2_TASK_STOP_TX_ST Represents the status of I2S2_TASK_STOP_TX.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_ULP_TASK_WAKEUP_CPU_ST Represents the status of ULP_TASK_WAKEUP_CPU.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_ULP_TASK_INT_CPU_ST Represents the status of ULP_TASK_INT_CPU.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_RTC_TASK_START_ST Represents the status of RTC_TASK_START.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_RTC_TASK_STOP_ST Represents the status of RTC_TASK_STOP.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_RTC_TASK_CLR_ST Represents the status of RTC_TASK_CLR.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_RTC_TASK_TRIGGERFLW_ST Represents the status of RTC_TASK_TRIGGERFLW.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.16. SOC_ETM_TASK_ST5_REG (0x0210)

Continued from the previous page...

SOC_ETM_GDMA_AHB_TASK_IN_START_CHO_ST Represents the status of
GDMA_AHB_TASK_IN_START_CHO.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GDMA_AHB_TASK_IN_START_CH1_ST Represents the status of
GDMA_AHB_TASK_IN_START_CH1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GDMA_AHB_TASK_IN_START_CH2_ST Represents the status of
GDMA_AHB_TASK_IN_START_CH2.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GDMA_AHB_TASK_OUT_START_CHO_ST Represents the status of
GDMA_AHB_TASK_OUT_START_CHO.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GDMA_AHB_TASK_OUT_START_CH1_ST Represents the status of
GDMA_AHB_TASK_OUT_START_CH1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GDMA_AHB_TASK_OUT_START_CH2_ST Represents the status of
GDMA_AHB_TASK_OUT_START_CH2.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GDMA_AXI_TASK_IN_START_CHO_ST Represents the status of
GDMA_AXI_TASK_IN_START_CHO.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_GDMA_AXI_TASK_IN_START_CH1_ST Represents the status of
GDMA_AXI_TASK_IN_START_CH1.

0: Not generated

1: Generated

(R/WTC/SS)

Register 13.17. SOC_ETM_TASK_ST6_REG (0x0218)

(reserved)																SOC_ETM_DMA2D_TASK_OUT_DSCR_READY_CH2_ST SOC_ETM_DMA2D_TASK_OUT_DSCR_READY_CH1_ST SOC_ETM_DMA2D_TASK_OUT_DSCR_READY_CH0_ST SOC_ETM_DMA2D_TASK_OUT_START_CH2_ST SOC_ETM_DMA2D_TASK_OUT_START_CH1_ST SOC_ETM_DMA2D_TASK_IN_DSCR_READY_CH2_ST SOC_ETM_DMA2D_TASK_IN_DSCR_READY_CH1_ST SOC_ETM_DMA2D_TASK_IN_DSCR_READY_CH0_ST SOC_ETM_DMA2D_TASK_IN_START_CH2_ST SOC_ETM_DMA2D_TASK_IN_START_CH1_ST SOC_ETM_DMA2D_TASK_IN_START_CH0_ST SOC_ETM_GDMA_AXI_TASK_OUT_START_CH2_ST SOC_ETM_GDMA_AXI_TASK_OUT_START_CH1_ST SOC_ETM_GDMA_AXI_TASK_OUT_START_CH0_ST SOC_ETM_GDMA_AXI_TASK_IN_START_CH2_ST SOC_ETM_GDMA_AXI_TASK_IN_START_CH1_ST SOC_ETM_GDMA_AXI_TASK_IN_START_CH0_ST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
31															15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

SOC_ETM_GDMA_AXI_TASK_IN_START_CH2_ST Represents the status of GDMA_AXI_TASK_IN_START_CH2.
 0: Not generated
 1: Generated
 (R/WTC/SS)

SOC_ETM_GDMA_AXI_TASK_OUT_START_CH0_ST Represents the status of GDMA_AXI_TASK_OUT_START_CH0.
 0: Not generated
 1: Generated
 (R/WTC/SS)

SOC_ETM_GDMA_AXI_TASK_OUT_START_CH1_ST Represents the status of GDMA_AXI_TASK_OUT_START_CH1.
 0: Not generated
 1: Generated
 (R/WTC/SS)

SOC_ETM_GDMA_AXI_TASK_OUT_START_CH2_ST Represents the status of GDMA_AXI_TASK_OUT_START_CH2.
 0: Not generated
 1: Generated
 (R/WTC/SS)

SOC_ETM_PMU_TASK_SLEEP_REQ_ST Represents the status of PMU_TASK_SLEEP_REQ.
 0: Not generated
 1: Generated
 (R/WTC/SS)

SOC_ETM_DMA2D_TASK_IN_START_CH0_ST Represents the status of DMA2D_TASK_IN_START_CH0.
 0: Not generated
 1: Generated
 (R/WTC/SS)

Register 13.17. SOC_ETM_TASK_ST6_REG (0x0218)

Continued from the previous page...

SOC_ETM_DMA2D_TASK_IN_START_CH1_ST Represents the status of
DMA2D_TASK_IN_START_CH1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_DMA2D_TASK_IN_DSCR_READY_CHO_ST Represents the status of
DMA2D_TASK_IN_DSCR_READY_CHO.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_DMA2D_TASK_IN_DSCR_READY_CH1_ST Represents the status of
DMA2D_TASK_IN_DSCR_READY_CH1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_DMA2D_TASK_OUT_START_CHO_ST Represents the status of
DMA2D_TASK_OUT_START_CHO.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_DMA2D_TASK_OUT_START_CH1_ST Represents the status of
DMA2D_TASK_OUT_START_CH1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_DMA2D_TASK_OUT_START_CH2_ST Represents the status of
DMA2D_TASK_OUT_START_CH2.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_DMA2D_TASK_OUT_DSCR_READY_CHO_ST Represents the status of
DMA2D_TASK_OUT_DSCR_READY_CHO.

0: Not generated

1: Generated

(R/WTC/SS)

Continued on the next page...

Register 13.17. SOC_ETM_TASK_ST6_REG (0x0218)

Continued from the previous page...

SOC_ETM_DMA2D_TASK_OUT_DSCR_READY_CH1_ST Represents the status of DMA2D_TASK_OUT_DSCR_READY_CH1.

0: Not generated

1: Generated

(R/WTC/SS)

SOC_ETM_DMA2D_TASK_OUT_DSCR_READY_CH2_ST Represents the status of DMA2D_TASK_OUT_DSCR_READY_CH2.

0: Not generated

1: Generated

(R/WTC/SS)

Register 13.18. SOC_ETM_CH_ENA_ADO_SET_REG (0x0004)

SOC_ETM_CH_ENABLE31	SOC_ETM_CH_ENABLE30	SOC_ETM_CH_ENABLE29	SOC_ETM_CH_ENABLE28	SOC_ETM_CH_ENABLE27	SOC_ETM_CH_ENABLE26	SOC_ETM_CH_ENABLE25	SOC_ETM_CH_ENABLE24	SOC_ETM_CH_ENABLE23	SOC_ETM_CH_ENABLE22	SOC_ETM_CH_ENABLE21	SOC_ETM_CH_ENABLE20	SOC_ETM_CH_ENABLE19	SOC_ETM_CH_ENABLE18	SOC_ETM_CH_ENABLE17	SOC_ETM_CH_ENABLE16	SOC_ETM_CH_ENABLE15	SOC_ETM_CH_ENABLE14	SOC_ETM_CH_ENABLE13	SOC_ETM_CH_ENABLE12	SOC_ETM_CH_ENABLE11	SOC_ETM_CH_ENABLE10	SOC_ETM_CH_ENABLE9	SOC_ETM_CH_ENABLE8	SOC_ETM_CH_ENABLE7	SOC_ETM_CH_ENABLE6	SOC_ETM_CH_ENABLE5	SOC_ETM_CH_ENABLE4	SOC_ETM_CH_ENABLE3	SOC_ETM_CH_ENABLE2	SOC_ETM_CH_ENABLE1	SOC_ETM_CH_ENABLE0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

SOC_ETM_CH_ENABLE_n (**n**: 0-31) Configures whether to enable channel_n.

0: Invalid. No effect

1: Enable

(WT)

Register 13.19. SOC_ETM_CH_ENA_ADO_CLR_REG (0x0008)

SOC_ETM_CH_DISABLE31	SOC_ETM_CH_DISABLE30	SOC_ETM_CH_DISABLE29	SOC_ETM_CH_DISABLE28	SOC_ETM_CH_DISABLE27	SOC_ETM_CH_DISABLE26	SOC_ETM_CH_DISABLE25	SOC_ETM_CH_DISABLE24	SOC_ETM_CH_DISABLE23	SOC_ETM_CH_DISABLE22	SOC_ETM_CH_DISABLE21	SOC_ETM_CH_DISABLE20	SOC_ETM_CH_DISABLE19	SOC_ETM_CH_DISABLE18	SOC_ETM_CH_DISABLE17	SOC_ETM_CH_DISABLE16	SOC_ETM_CH_DISABLE15	SOC_ETM_CH_DISABLE14	SOC_ETM_CH_DISABLE13	SOC_ETM_CH_DISABLE12	SOC_ETM_CH_DISABLE11	SOC_ETM_CH_DISABLE10	SOC_ETM_CH_DISABLE9	SOC_ETM_CH_DISABLE8	SOC_ETM_CH_DISABLE7	SOC_ETM_CH_DISABLE6	SOC_ETM_CH_DISABLE5	SOC_ETM_CH_DISABLE4	SOC_ETM_CH_DISABLE3	SOC_ETM_CH_DISABLE2	SOC_ETM_CH_DISABLE1	SOC_ETM_CH_DISABLE0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

SOC_ETM_CH_DISABLE n (n : 0-31) Configures whether to disable channel 0.

0: Invalid. No effect

1: Disable

(WT)

Register 13.20. SOC_ETM_CH_ENA_AD1_SET_REG (0x0010)

(reserved)																		SOC_ETM_CH_ENABLE49																		SOC_ETM_CH_ENABLE48																		SOC_ETM_CH_ENABLE47																		SOC_ETM_CH_ENABLE46																		SOC_ETM_CH_ENABLE45																		SOC_ETM_CH_ENABLE44																		SOC_ETM_CH_ENABLE43																		SOC_ETM_CH_ENABLE42																		SOC_ETM_CH_ENABLE41																		SOC_ETM_CH_ENABLE40																		SOC_ETM_CH_ENABLE39																		SOC_ETM_CH_ENABLE38																		SOC_ETM_CH_ENABLE37																		SOC_ETM_CH_ENABLE36																		SOC_ETM_CH_ENABLE35																		SOC_ETM_CH_ENABLE34																		SOC_ETM_CH_ENABLE33																		SOC_ETM_CH_ENABLE32																																																																																																																																																																																
31																		18																		17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

SOC_ETM_CH_ENABLE n (n : 32-49) Configures whether to enable channel n .

0: Invalid. No effect

1: Enable

(WT)

Register 13.21. SOC_ETM_CH_ENA_AD1_CLR_REG (0x0014)

(reserved)																		SOC_ETM_CH_DISABLE49 SOC_ETM_CH_DISABLE48 SOC_ETM_CH_DISABLE47 SOC_ETM_CH_DISABLE46 SOC_ETM_CH_DISABLE45 SOC_ETM_CH_DISABLE44 SOC_ETM_CH_DISABLE43 SOC_ETM_CH_DISABLE42 SOC_ETM_CH_DISABLE41 SOC_ETM_CH_DISABLE40 SOC_ETM_CH_DISABLE39 SOC_ETM_CH_DISABLE38 SOC_ETM_CH_DISABLE37 SOC_ETM_CH_DISABLE36 SOC_ETM_CH_DISABLE35 SOC_ETM_CH_DISABLE34 SOC_ETM_CH_DISABLE33																				
31																		18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset								

SOC_ETM_CH_DISABLE n (n : 32-49) Configures whether to disable channel n .

0: Invalid. No effect

1: Disable

(WT)

Register 13.22. SOC_ETM_CH n _EVT_ID_REG (n : 0-49) (0x0018+0x8* n)

(reserved)																								SOC_ETM_CH ⁿ _EVT_ID									
31																								8	7	0							
0 0																								0								Reset	

SOC_ETM_CH n _EVT_ID (n : 0-49) Configures the event ID of channel n . See Table 13.3-1. (R/W)

Register 13.23. SOC_ETM_CH n _TASK_ID_REG (n : 0-49) (0x001C+0x8* n)

(reserved)																								SOC_ETM_CH _n _TASK_ID									
31																								8	7	0							
0 0																								0								Reset	

SOC_ETM_CH n _TASK_ID (n : 0-49) Configures the task ID of channel n . See Table 13.3-2. (R/W)

Register 13.24. SOC_ETM_EVT_STO_CLR_REG (0x01AC)

SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH3_ST_CLR																															
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH2_ST_CLR																															
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH1_ST_CLR																															
SOC_ETM_GPIO_EVT_ZERO_DET_NEG1_ST_CLR																															
SOC_ETM_GPIO_EVT_ZERO_DET_POS1_ST_CLR																															
SOC_ETM_GPIO_EVT_ZERO_DET_NEG0_ST_CLR																															
SOC_ETM_GPIO_EVT_CH7_ANY_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH6_ANY_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH5_ANY_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH4_ANY_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH3_ANY_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH2_ANY_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH1_ANY_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH0_ANY_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH7_FALL_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH6_FALL_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH5_FALL_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH4_FALL_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH3_FALL_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH2_FALL_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH1_FALL_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH0_FALL_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH7_RISE_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH6_RISE_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH5_RISE_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH4_RISE_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH3_RISE_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH2_RISE_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH1_RISE_EDGE_ST_CLR																															
SOC_ETM_GPIO_EVT_CH0_RISE_EDGE_ST_CLR																															
Reset																															

SOC_ETM_GPIO_EVT_CH0_RISE_EDGE_ST_CLR Configures whether to clear GPIO_EVT_CH0_RISE_EDGE.
 0: Invalid. No effect
 1: Clear (WT)

SOC_ETM_GPIO_EVT_CH1_RISE_EDGE_ST_CLR Configures whether to clear GPIO_EVT_CH1_RISE_EDGE.
 0: Invalid. No effect
 1: Clear (WT)

SOC_ETM_GPIO_EVT_CH2_RISE_EDGE_ST_CLR Configures whether to clear GPIO_EVT_CH2_RISE_EDGE.
 0: Invalid. No effect
 1: Clear (WT)

SOC_ETM_GPIO_EVT_CH3_RISE_EDGE_ST_CLR Configures whether to clear GPIO_EVT_CH3_RISE_EDGE.
 0: Invalid. No effect
 1: Clear (WT)

SOC_ETM_GPIO_EVT_CH4_RISE_EDGE_ST_CLR Configures whether to clear GPIO_EVT_CH4_RISE_EDGE.
 0: Invalid. No effect
 1: Clear (WT)

Continued on the next page...

Register 13.24. SOC_ETM_EVT_STO_CLR_REG (0x01AC)

Continued from the previous page...

SOC_ETM_GPIO_EVT_CH5_RISE_EDGE_ST_CLR	Configures GPIO_EVT_CH5_RISE_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear
SOC_ETM_GPIO_EVT_CH6_RISE_EDGE_ST_CLR	Configures GPIO_EVT_CH6_RISE_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear
SOC_ETM_GPIO_EVT_CH7_RISE_EDGE_ST_CLR	Configures GPIO_EVT_CH7_RISE_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear
SOC_ETM_GPIO_EVT_CH0_FALL_EDGE_ST_CLR	Configures GPIO_EVT_CH0_FALL_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear
SOC_ETM_GPIO_EVT_CH1_FALL_EDGE_ST_CLR	Configures GPIO_EVT_CH1_FALL_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear
SOC_ETM_GPIO_EVT_CH2_FALL_EDGE_ST_CLR	Configures GPIO_EVT_CH2_FALL_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear
SOC_ETM_GPIO_EVT_CH3_FALL_EDGE_ST_CLR	Configures GPIO_EVT_CH3_FALL_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear

Continued on the next page...

Register 13.24. SOC_ETM_EVT_STO_CLR_REG (0x01AC)

Continued from the previous page...

SOC_ETM_GPIO_EVT_CH4_FALL_EDGE_ST_CLR	Configures GPIO_EVT_CH4_FALL_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear
SOC_ETM_GPIO_EVT_CH5_FALL_EDGE_ST_CLR	Configures GPIO_EVT_CH5_FALL_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear
SOC_ETM_GPIO_EVT_CH6_FALL_EDGE_ST_CLR	Configures GPIO_EVT_CH6_FALL_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear
SOC_ETM_GPIO_EVT_CH7_FALL_EDGE_ST_CLR	Configures GPIO_EVT_CH7_FALL_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear
SOC_ETM_GPIO_EVT_CHO_ANY_EDGE_ST_CLR	Configures GPIO_EVT_CHO_ANY_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear
SOC_ETM_GPIO_EVT_CH1_ANY_EDGE_ST_CLR	Configures GPIO_EVT_CH1_ANY_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear
SOC_ETM_GPIO_EVT_CH2_ANY_EDGE_ST_CLR	Configures GPIO_EVT_CH2_ANY_EDGE. 0: Invalid. No effect 1: Clear (WT)	whether	to	clear

Continued on the next page...

Register 13.24. SOC_ETM_EVT_STO_CLR_REG (0x01AC)

Continued from the previous page...

SOC_ETM_GPIO_EVT_CH3_ANY_EDGE_ST_CLR	Configures	whether	to	clear
GPIO_EVT_CH3_ANY_EDGE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_EVT_CH4_ANY_EDGE_ST_CLR	Configures	whether	to	clear
GPIO_EVT_CH4_ANY_EDGE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_EVT_CH5_ANY_EDGE_ST_CLR	Configures	whether	to	clear
GPIO_EVT_CH5_ANY_EDGE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_EVT_CH6_ANY_EDGE_ST_CLR	Configures	whether	to	clear
GPIO_EVT_CH6_ANY_EDGE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_EVT_CH7_ANY_EDGE_ST_CLR	Configures	whether	to	clear
GPIO_EVT_CH7_ANY_EDGE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_EVT_ZERO_DET_POS0_ST_CLR	Configures	whether	to	clear
GPIO_EVT_ZERO_DET_POS0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_EVT_ZERO_DET_NEG0_ST_CLR	Configures	whether	to	clear
GPIO_EVT_ZERO_DET_NEG0.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.24. SOC_ETM_EVT_STO_CLR_REG (0x01AC)

Continued from the previous page...

SOC_ETM_GPIO_EVT_ZERO_DET_POS1_ST_CLR	Configures	whether	to	clear
GPIO_EVT_ZERO_DET_POS1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_EVT_ZERO_DET_NEG1_ST_CLR	Configures	whether	to	clear
GPIO_EVT_ZERO_DET_NEG1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CHO_ST_CLR	Configures	whether	to	clear
LEDC_EVT_DUTY_CHNG_END_CHO.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH1_ST_CLR	Configures	whether	to	clear
LEDC_EVT_DUTY_CHNG_END_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH2_ST_CLR	Configures	whether	to	clear
LEDC_EVT_DUTY_CHNG_END_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH3_ST_CLR	Configures	whether	to	clear
LEDC_EVT_DUTY_CHNG_END_CH3.				
0: Invalid. No effect				
1: Clear				
(WT)				

Register 13.25. SOC_ETM_EVT_ST1_CLR_REG (0x01B4)

SOC_ETM_MCPWMO_EVT_TIMER1_TEZ_ST_CLR																														
SOC_ETM_MCPWMO_EVT_TIMER0_TEZ_ST_CLR																														
SOC_ETM_MCPWMO_EVT_TIMER2_STOP_ST_CLR																														
SOC_ETM_MCPWMO_EVT_TIMER0_STOP_ST_CLR																														
SOC_ETM_SYSTIMER_EVT_TIMER1_STOP_ST_CLR																														
SOC_ETM_SYSTIMER_EVT_TIMER0_STOP_ST_CLR																														
SOC_ETM_SYSTIMER_EVT_CNT_CMP2_ST_CLR																														
SOC_ETM_TG1_EVT_CNT_CMP1_ST_CLR																														
SOC_ETM_TG1_EVT_CNT_CMP_TMR0_ST_CLR																														
SOC_ETM_TG0_EVT_CNT_CMP_TIMER1_ST_CLR																														
SOC_ETM_TG0_EVT_CNT_CMP_TIMER0_ST_CLR																														
SOC_ETM_LEDC_EVT_TIMER3_ST_CLR																														
SOC_ETM_LEDC_EVT_TIMER2_CMP_ST_CLR																														
SOC_ETM_LEDC_EVT_TIMER1_CMP_ST_CLR																														
SOC_ETM_LEDC_EVT_TIMER0_CMP_ST_CLR																														
SOC_ETM_LEDC_EVT_TIME_OVF_TIMER3_ST_CLR																														
SOC_ETM_LEDC_EVT_TIME_OVF_TIMER2_ST_CLR																														
SOC_ETM_LEDC_EVT_TIME_OVF_TIMER1_ST_CLR																														
SOC_ETM_LEDC_EVT_OVF_TIMER0_ST_CLR																														
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH7_ST_CLR																														
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH6_ST_CLR																														
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH5_ST_CLR																														
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH4_ST_CLR																														
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH3_ST_CLR																														
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH2_ST_CLR																														
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH1_ST_CLR																														
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH7_ST_CLR																														
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH6_ST_CLR																														
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH5_ST_CLR																														
SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH4_ST_CLR																														

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

Reset

SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH4_ST_CLR Configures whether to clear

LEDC_EVT_DUTY_CHNG_END_CH4.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH5_ST_CLR Configures whether to clear

LEDC_EVT_DUTY_CHNG_END_CH5.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH6_ST_CLR Configures whether to clear

LEDC_EVT_DUTY_CHNG_END_CH6.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_LEDC_EVT_DUTY_CHNG_END_CH7_ST_CLR Configures whether to clear

LEDC_EVT_DUTY_CHNG_END_CH7.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CHO_ST_CLR Configures whether to clear

LEDC_EVT_OVF_CNT_PLS_CHO.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.25. SOC_ETM_EVT_ST1_CLR_REG (0x01B4)

Continued from the previous page...

SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH1_ST_CLR	Configures	whether	to	clear
LEDC_EVT_OVF_CNT_PLS_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH2_ST_CLR	Configures	whether	to	clear
LEDC_EVT_OVF_CNT_PLS_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH3_ST_CLR	Configures	whether	to	clear
LEDC_EVT_OVF_CNT_PLS_CH3.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH4_ST_CLR	Configures	whether	to	clear
LEDC_EVT_OVF_CNT_PLS_CH4.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH5_ST_CLR	Configures	whether	to	clear
LEDC_EVT_OVF_CNT_PLS_CH5.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH6_ST_CLR	Configures	whether	to	clear
LEDC_EVT_OVF_CNT_PLS_CH6.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_OVF_CNT_PLS_CH7_ST_CLR	Configures	whether	to	clear
LEDC_EVT_OVF_CNT_PLS_CH7.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.25. SOC_ETM_EVT_ST1_CLR_REG (0x01B4)

Continued from the previous page...

SOC_ETM_LEDC_EVT_TIME_OVF_TIMER0_ST_CLR	Configures	whether	to	clear
LEDC_EVT_TIME_OVF_TIMER0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_TIME_OVF_TIMER1_ST_CLR	Configures	whether	to	clear
LEDC_EVT_TIME_OVF_TIMER1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_TIME_OVF_TIMER2_ST_CLR	Configures	whether	to	clear
LEDC_EVT_TIME_OVF_TIMER2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_TIME_OVF_TIMER3_ST_CLR	Configures	whether	to	clear
LEDC_EVT_TIME_OVF_TIMER3.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_TIMER0_CMP_ST_CLR	Configures	whether	to	clear
LEDC_EVT_TIMER0_CMP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_TIMER1_CMP_ST_CLR	Configures	whether	to	clear
LEDC_EVT_TIMER1_CMP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_EVT_TIMER2_CMP_ST_CLR	Configures	whether	to	clear
LEDC_EVT_TIMER2_CMP.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.25. SOC_ETM_EVT_ST1_CLR_REG (0x01B4)

Continued from the previous page...

SOC_ETM_LEDC_EVT_TIMER3_CMP_ST_CLR	Configures	whether	to	clear	
LEDC_EVT_TIMER3_CMP.					
0: Invalid. No effect					
1: Clear					
(WT)					
SOC_ETM_TGO_EVT_CNT_CMP_TIMER0_ST_CLR	Configures	whether	to	clear	
TGO_EVT_CNT_CMP_TIMER0.					
0: Invalid. No effect					
1: Clear					
(WT)					
SOC_ETM_TGO_EVT_CNT_CMP_TIMER1_ST_CLR	Configures	whether	to	clear	
TGO_EVT_CNT_CMP_TIMER1.					
0: Invalid. No effect					
1: Clear					
(WT)					
SOC_ETM_TG1_EVT_CNT_CMP_TIMER0_ST_CLR	Configures	whether	to	clear	
TG1_EVT_CNT_CMP_TIMER0.					
0: Invalid. No effect					
1: Clear					
(WT)					
SOC_ETM_TG1_EVT_CNT_CMP_TIMER1_ST_CLR	Configures	whether	to	clear	
TG1_EVT_CNT_CMP_TIMER1.					
0: Invalid. No effect					
1: Clear					
(WT)					
SOC_ETM_SYSTIMER_EVT_CNT_CMPO_ST_CLR	Configures	whether	to	clear	SYS-
TIMER_EVT_CNT_CMPO.					
0: Invalid. No effect					
1: Clear					
(WT)					
SOC_ETM_SYSTIMER_EVT_CNT_CMP1_ST_CLR	Configures	whether	to	clear	SYS-
TIMER_EVT_CNT_CMP1.					
0: Invalid. No effect					
1: Clear					
(WT)					

Continued on the next page...

Register 13.25. SOC_ETM_EVT_ST1_CLR_REG (0x01B4)

Continued from the previous page...

SOC_ETM_SYSTIMER_EVT_CNT_CMP2_ST_CLR	Configures	whether	to	clear	SYS-
TIMER_EVT_CNT_CMP2.					
0: Invalid. No effect					
1: Clear					
(WT)					
SOC_ETM_MCPWMO_EVT_TIMER0_STOP_ST_CLR	Configures	whether	to	clear	
MCPWMO_EVT_TIMER0_STOP.					
0: Invalid. No effect					
1: Clear					
(WT)					
SOC_ETM_MCPWMO_EVT_TIMER1_STOP_ST_CLR	Configures	whether	to	clear	
MCPWMO_EVT_TIMER1_STOP.					
0: Invalid. No effect					
1: Clear					
(WT)					
SOC_ETM_MCPWMO_EVT_TIMER2_STOP_ST_CLR	Configures	whether	to	clear	
MCPWMO_EVT_TIMER2_STOP.					
0: Invalid. No effect					
1: Clear					
(WT)					
SOC_ETM_MCPWMO_EVT_TIMER0_TEZ_ST_CLR	Configures	whether	to	clear	
MCPWMO_EVT_TIMER0_TEZ.					
0: Invalid. No effect					
1: Clear					
(WT)					
SOC_ETM_MCPWMO_EVT_TIMER1_TEZ_ST_CLR	Configures	whether	to	clear	
MCPWMO_EVT_TIMER1_TEZ.					
0: Invalid. No effect					
1: Clear					
(WT)					

Register 13.26. SOC_ETM_EVT_ST2_CLR_REG (0x01BC)

SOC_ETM_MCPWM1_EVT_TIMER0_STOP_ST_CLR	SOC_ETM_MCPWM0_EVT_OP2_TEE2_ST_CLR	SOC_ETM_MCPWM0_EVT_OP1_TEE2_ST_CLR	SOC_ETM_MCPWM0_EVT_OP0_TEE2_ST_CLR	SOC_ETM_MCPWM0_EVT_OP2_TEE1_ST_CLR	SOC_ETM_MCPWM0_EVT_OP1_TEE1_ST_CLR	SOC_ETM_MCPWM0_EVT_OP0_TEE1_ST_CLR	SOC_ETM_MCPWM0_EVT_CAP2_ST_CLR	SOC_ETM_MCPWM0_EVT_CAP1_ST_CLR	SOC_ETM_MCPWM0_EVT_CAPO_ST_CLR	SOC_ETM_MCPWM0_EVT_TZ2_OST_ST_CLR	SOC_ETM_MCPWM0_EVT_TZ1_OST_ST_CLR	SOC_ETM_MCPWM0_EVT_TZ0_OST_ST_CLR	SOC_ETM_MCPWM0_EVT_TZ2_CBC_ST_CLR	SOC_ETM_MCPWM0_EVT_TZ1_CBC_ST_CLR	SOC_ETM_MCPWM0_EVT_TZ0_CBC_ST_CLR	SOC_ETM_MCPWM0_EVT_F2_CLR_ST_CLR	SOC_ETM_MCPWM0_EVT_F1_CLR_ST_CLR	SOC_ETM_MCPWM0_EVT_F0_CLR_ST_CLR	SOC_ETM_MCPWM0_EVT_F2_ST_CLR	SOC_ETM_MCPWM0_EVT_F1_ST_CLR	SOC_ETM_MCPWM0_EVT_F0_ST_CLR	SOC_ETM_MCPWM0_EVT_OP2_TEB_ST_CLR	SOC_ETM_MCPWM0_EVT_OP1_TEB_ST_CLR	SOC_ETM_MCPWM0_EVT_OP0_TEB_ST_CLR	SOC_ETM_MCPWM0_EVT_OP2_TEA_ST_CLR	SOC_ETM_MCPWM0_EVT_OP1_TEA_ST_CLR	SOC_ETM_MCPWM0_EVT_OP0_TEA_ST_CLR	SOC_ETM_MCPWM0_EVT_TIMER2_TEP_ST_CLR	SOC_ETM_MCPWM0_EVT_TIMER1_TEP_ST_CLR	SOC_ETM_MCPWM0_EVT_TIMER0_TEP_ST_CLR	SOC_ETM_MCPWM0_EVT_TIMER2_TEZ_ST_CLR
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

SOC_ETM_MCPWM0_EVT_TIMER2_TEZ_ST_CLR Configures whether to clear MCPWM0_EVT_TIMER2_TEZ.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM0_EVT_TIMER0_TEP_ST_CLR Configures whether to clear MCPWM0_EVT_TIMER0_TEP.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM0_EVT_TIMER1_TEP_ST_CLR Configures whether to clear MCPWM0_EVT_TIMER1_TEP.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM0_EVT_TIMER2_TEP_ST_CLR Configures whether to clear MCPWM0_EVT_TIMER2_TEP.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM0_EVT_OPO_TEA_ST_CLR Configures whether to clear MCPWM0_EVT_OPO_TEA.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM0_EVT_OP1_TEA_ST_CLR Configures whether to clear MCPWM0_EVT_OP1_TEA.

0: Invalid. No effect

1: Clear

(WT)

Register 13.26. SOC_ETM_EVT_ST2_CLR_REG (0x01BC)

Continued from the previous page...

SOC_ETM_MCPWMO_EVT_OP2_TEA_ST_CLR Configures whether to clear MCPWMO_EVT_OP2_TEA.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_MCPWMO_EVT_OPO_TEB_ST_CLR Configures whether to clear MCPWMO_EVT_OPO_TEB.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_MCPWMO_EVT_OP1_TEB_ST_CLR Configures whether to clear MCPWMO_EVT_OP1_TEB.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_MCPWMO_EVT_OP2_TEB_ST_CLR Configures whether to clear MCPWMO_EVT_OP2_TEB.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_MCPWMO_EVT_F0_ST_CLR Configures whether to clear MCPWMO_EVT_F0.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_MCPWMO_EVT_F1_ST_CLR Configures whether to clear MCPWMO_EVT_F1.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_MCPWMO_EVT_F2_ST_CLR Configures whether to clear MCPWMO_EVT_F2.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_MCPWMO_EVT_F0_CLR_ST_CLR Configures whether to clear MCPWMO_EVT_F0_CLR.
 0: Invalid. No effect
 1: Clear
 (WT)

Continued on the next page...

Register 13.26. SOC_ETM_EVT_ST2_CLR_REG (0x01BC)

Continued from the previous page...

SOC_ETM_MCPWMO_EVT_F1_CLR_ST_CLR Configures whether to clear MCPWMO_EVT_F1_CLR.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_F2_CLR_ST_CLR Configures whether to clear MCPWMO_EVT_F2_CLR.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_TZ0_CBC_ST_CLR Configures whether to clear MCPWMO_EVT_TZ0_CBC.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_TZ1_CBC_ST_CLR Configures whether to clear MCPWMO_EVT_TZ1_CBC.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_TZ2_CBC_ST_CLR Configures whether to clear MCPWMO_EVT_TZ2_CBC.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_TZ0_OST_ST_CLR Configures whether to clear MCPWMO_EVT_TZ0_OST.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_TZ1_OST_ST_CLR Configures whether to clear MCPWMO_EVT_TZ1_OST.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_TZ2_OST_ST_CLR Configures whether to clear MCPWMO_EVT_TZ2_OST.

0: Invalid. No effect

1: Clear

(WT)

Register 13.26. SOC_ETM_EVT_ST2_CLR_REG (0x01BC)**Continued from the previous page...****SOC_ETM_MCPWMO_EVT_CAP0_ST_CLR** Configures whether to clear MCPWMO_EVT_CAP0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_CAP1_ST_CLR Configures whether to clear MCPWMO_EVT_CAP1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_CAP2_ST_CLR Configures whether to clear MCPWMO_EVT_CAP2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_OPO_TEE1_ST_CLR Configures whether to clear MCPWMO_EVT_OPO_TEE1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_OP1_TEE1_ST_CLR Configures whether to clear MCPWMO_EVT_OP1_TEE1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_OP2_TEE1_ST_CLR Configures whether to clear MCPWMO_EVT_OP2_TEE1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_OPO_TEE2_ST_CLR Configures whether to clear MCPWMO_EVT_OPO_TEE2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_EVT_OP1_TEE2_ST_CLR Configures whether to clear MCPWMO_EVT_OP1_TEE2.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.26. SOC_ETM_EVT_ST2_CLR_REG (0x01BC)

Continued from the previous page...

SOC_ETM_MCPWMO_EVT_OP2_TEE2_ST_CLR Configures whether to clear
MCPWMO_EVT_OP2_TEE2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_TIMER0_STOP_ST_CLR Configures whether to clear
MCPWM1_EVT_TIMER0_STOP.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_OP2_TEE1_ST_CLR
SOC_ETM_MCPWM1_EVT_Op1_TEE1_ST_CLR
SOC_ETM_MCPWM1_EVT_OPO_TEE1_ST_CLR
SOC_ETM_MCPWM1_EVT_CAP2_ST_CLR
SOC_ETM_MCPWM1_EVT_CaP1_ST_CLR
SOC_ETM_MCPWM1_EVT_CaP0_ST_CLR
SOC_ETM_MCPWM1_EVT_TZ2_OST_CLR
SOC_ETM_MCPWM1_EVT_TZ1_OST_ST_CLR
SOC_ETM_MCPWM1_EVT_TZ0_OST_ST_CLR
SOC_ETM_MCPWM1_EVT_TZ2_CBC_ST_CLR
SOC_ETM_MCPWM1_EVT_TZ1_CBC_ST_CLR
SOC_ETM_MCPWM1_EVT_TZ0_CBC_ST_CLR
SOC_ETM_MCPWM1_EVT_F2_CLR_ST_CLR
SOC_ETM_MCPWM1_EVT_F1_CLR_ST_CLR
SOC_ETM_MCPWM1_EVT_F0_CLR_ST_CLR
SOC_ETM_MCPWM1_EVT_F2_ST_CLR
SOC_ETM_MCPWM1_EVT_F1_ST_CLR
SOC_ETM_MCPWM1_EVT_F0_ST_CLR
SOC_ETM_MCPWM1_EVT_OP2_TEB_ST_CLR
SOC_ETM_MCPWM1_EVT_OPO_TEB_ST_CLR
SOC_ETM_MCPWM1_EVT_OP2_TEB_ST_CLR
SOC_ETM_MCPWM1_EVT_Op1_TEA_ST_CLR
SOC_ETM_MCPWM1_EVT_OPO_TEA_ST_CLR
SOC_ETM_MCPWM1_EVT_TIMER2_TEP_ST_CLR
SOC_ETM_MCPWM1_EVT_TIMER1_TEP_ST_CLR
SOC_ETM_MCPWM1_EVT_TIMER0_TEP_ST_CLR
SOC_ETM_MCPWM1_EVT_TIMER2_TEZ_ST_CLR
SOC_ETM_MCPWM1_EVT_TIMER1_TEZ_ST_CLR
SOC_ETM_MCPWM1_EVT_TIMER0_TEZ_ST_CLR
SOC_ETM_MCPWM1_EVT_TIMER2_STOP_ST_CLR
SOC_ETM_MCPWM1_EVT_TIMER1_STOP_ST_CLR

SOC_ETM_MCPWM1_EVT_TIMER1_STOP_ST_CLR	Configures	whether	to	clear
MCPWM1_EVT_TIMER1_STOP.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_MCPWM1_EVT_TIMER2_STOP_ST_CLR	Configures	whether	to	clear
MCPWM1_EVT_TIMER2_STOP.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_MCPWM1_EVT_TIMER0_TZ_ST_CLR	Configures	whether	to	clear
MCPWM1_EVT_TIMER0_TZ.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_MCPWM1_EVT_TIMER1_TEZ_ST_CLR	Configures	whether	to	clear
MCPWM1_EVT_TIMER1_TEZ.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_MCPWM1_EVT_TIMER2_TEZ_ST_CLR	Configures	whether	to	clear
MCPWM1_EVT_TIMER2_TEZ.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_MCPWM1_EVT_TIMER0_TEP_ST_CLR	Configures whether to clear MCPWM1_EVT_TIMER0_TEP.
0:	Invalid. No effect
1:	Clear
(WT)	

Register 13.27. SOC_ETM_EVT_ST3_CLR_REG (0x01C4)

Continued from the previous page...

SOC_ETM_MCPWM1_EVT_TIMER1_TEP_ST_CLR	Configures	whether	to	clear
MCPWM1_EVT_TIMER1_TEP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_EVT_TIMER2_TEP_ST_CLR	Configures	whether	to	clear
MCPWM1_EVT_TIMER2_TEP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_EVT_OPO_TEA_ST_CLR	Configures	whether	to	clear
MCPWM1_EVT_OPO_TEA.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_EVT_OP1_TEA_ST_CLR	Configures	whether	to	clear
MCPWM1_EVT_OP1_TEA.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_EVT_OP2_TEA_ST_CLR	Configures	whether	to	clear
MCPWM1_EVT_OP2_TEA.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_EVT_OPO_TEB_ST_CLR	Configures	whether	to	clear
MCPWM1_EVT_OPO_TEB.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_EVT_OP1_TEB_ST_CLR	Configures	whether	to	clear
MCPWM1_EVT_OP1_TEB.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.27. SOC_ETM_EVT_ST3_CLR_REG (0x01C4)

Continued from the previous page...

SOC_ETM_MCPWM1_EVT_OP2_TEB_ST_CLR Configures whether to clear MCPWM1_EVT_OP2_TEB.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_F0_ST_CLR Configures whether to clear MCPWM1_EVT_F0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_F1_ST_CLR Configures whether to clear MCPWM1_EVT_F1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_F2_ST_CLR Configures whether to clear MCPWM1_EVT_F2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_F0_CLR_ST_CLR Configures whether to clear MCPWM1_EVT_F0_CLR.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_F1_CLR_ST_CLR Configures whether to clear MCPWM1_EVT_F1_CLR.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_F2_CLR_ST_CLR Configures whether to clear MCPWM1_EVT_F2_CLR.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_TZO_CBC_ST_CLR Configures whether to clear MCPWM1_EVT_TZO_CBC.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.27. SOC_ETM_EVT_ST3_CLR_REG (0x01C4)

Continued from the previous page...

SOC_ETM_MCPWM1_EVT_TZ1_CBC_ST_CLR Configures whether to clear
MCPWM1_EVT_TZ1_CBC.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_TZ2_CBC_ST_CLR Configures whether to clear
MCPWM1_EVT_TZ2_CBC.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_TZ0_OST_ST_CLR Configures whether to clear
MCPWM1_EVT_TZ0_OST.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_TZ1_OST_ST_CLR Configures whether to clear MCPWM1_EVT_TZ1_OST.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_TZ2_OST_ST_CLR Configures whether to clear
MCPWM1_EVT_TZ2_OST.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_CAPO_ST_CLR Configures whether to clear MCPWM1_EVT_CAPO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_CAP1_ST_CLR Configures whether to clear MCPWM1_EVT_CAP1.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.27. SOC_ETM_EVT_ST3_CLR_REG (0x01C4)

Continued from the previous page...

SOC_ETM_MCPWM1_EVT_CAP2_ST_CLR Configures whether to clear MCPWM1_EVT_CAP2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_OPO_TEE1_ST_CLR Configures whether to clear MCPWM1_EVT_OPO_TEE1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_OP1_TEE1_ST_CLR Configures whether to clear MCPWM1_EVT_OP1_TEE1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_OP2_TEE1_ST_CLR Configures whether to clear MCPWM1_EVT_OP2_TEE1.

0: Invalid. No effect

1: Clear

(WT)

Register 13.28. SOC_ETM_EVT_ST4_CLR_REG (0x01CC)

SOC_ETM_I2S2_EVT_X_WORDS_SENT_ST_CLR																															SOC_ETM_I2S2_EVT_X_WORDS_RECEIVED_ST_CLR																															SOC_ETM_I2S2_EVT_TX_DONE_ST_CLR																															SOC_ETM_I2S2_EVT_RX_DONE_ST_CLR																															SOC_ETM_I2S1_EVT_X_WORDS_SENT_ST_CLR																															SOC_ETM_I2S1_EVT_TX_DONE_ST_CLR																															SOC_ETM_I2S1_EVT_RX_DONE_ST_CLR																															SOC_ETM_I2S0_EVT_X_WORDS_SENT_ST_CLR																															SOC_ETM_I2S0_EVT_TX_DONE_ST_CLR																															SOC_ETM_I2S0_EVT_RX_DONE_ST_CLR																															SOC_ETM_TMPSNSR_EVT_OVER_LIMIT_ST_CLR																															SOC_ETM_REGDMA_EVT_ERR3_ST_CLR																															SOC_ETM_REGDMA_EVT_ERR2_ST_CLR																															SOC_ETM_REGDMA_EVT_ERR1_ST_CLR																															SOC_ETM_REGDMA_EVT_ERR0_ST_CLR																															SOC_ETM_REGDMA_EVT_DONE3_ST_CLR																															SOC_ETM_REGDMA_EVT_DONE2_ST_CLR																															SOC_ETM_REGDMA_EVT_DONE1_ST_CLR																															SOC_ETM_ADC_EVT_DONE0_ST_CLR																															SOC_ETM_ADC_EVT_STOPPED0_ST_CLR																															SOC_ETM_ADC_EVT_RESULT_DONE0_ST_CLR																															SOC_ETM_ADC_EVT_EQ_BELOW_THRESH0_ST_CLR																															SOC_ETM_ADC_EVT_EQ_ABOVE_THRESH0_ST_CLR																															SOC_ETM_MCPWM1_EVT_CONV_THRESH0_ST_CLR																															SOC_ETM_MCPWM1_EVT_OP2_TEE2_ST_CLR																															SOC_ETM_MCPWM1_EVT_OP1_TEE2_ST_CLR																															SOC_ETM_MCPWM1_EVT_OPO_TEE2_ST_CLR																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			

Reset

SOC_ETM_MCPWM1_EVT_OPO_TEE2_ST_CLR Configures whether to clear

MCPWM1_EVT_OPO_TEE2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_OP1_TEE2_ST_CLR Configures whether to clear

MCPWM1_EVT_OP1_TEE2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_EVT_OP2_TEE2_ST_CLR Configures whether to clear

MCPWM1_EVT_OP2_TEE2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_ADC_EVT_CONV_CMPLT0_ST_CLR Configures whether to clear

ADC_EVT_CONV_CMPLT0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_ADC_EVT_EQ_ABOVE_THRESH0_ST_CLR Configures whether to clear

ADC_EVT_EQ_ABOVE_THRESH0.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.28. SOC_ETM_EVT_ST4_CLR_REG (0x01CC)

Continued from the previous page...

SOC_ETM_ADC_EVT_EQ_ABOVE_THRESH1_ST_CLR Configures whether to clear
ADC_EVT_EQ_ABOVE_THRESH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_ADC_EVT_EQ_BELOW_THRESH0_ST_CLR Configures whether to clear
ADC_EVT_EQ_BELOW_THRESH0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_ADC_EVT_EQ_BELOW_THRESH1_ST_CLR Configures whether to clear
ADC_EVT_EQ_BELOW_THRESH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_ADC_EVT_RESULT_DONE0_ST_CLR Configures whether to clear
ADC_EVT_RESULT_DONE0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_ADC_EVT_STOPPED0_ST_CLR Configures whether to clear ADC_EVT_STOPPED0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_ADC_EVT_STARTED0_ST_CLR Configures whether to clear ADC_EVT_STARTED0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_REGDMA_EVT_DONE0_ST_CLR Configures whether to clear REGDMA_EVT_DONE0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_REGDMA_EVT_DONE1_ST_CLR Configures whether to clear REGDMA_EVT_DONE1.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.28. SOC_ETM_EVT_ST4_CLR_REG (0x01CC)

Continued from the previous page...

SOC_ETM_REGDMA_EVT_DONE2_ST_CLR Configures whether to clear REGDMA_EVT_DONE2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_REGDMA_EVT_DONE3_ST_CLR Configures whether to clear REGDMA_EVT_DONE3.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_REGDMA_EVT_ERR0_ST_CLR Configures whether to clear REGDMA_EVT_ERR0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_REGDMA_EVT_ERR1_ST_CLR Configures whether to clear REGDMA_EVT_ERR1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_REGDMA_EVT_ERR2_ST_CLR Configures whether to clear REGDMA_EVT_ERR2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_REGDMA_EVT_ERR3_ST_CLR Configures whether to clear REGDMA_EVT_ERR3.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_TMPSNSR_EVT_OVER_LIMIT_ST_CLR Configures whether to clear TMP-SNSR_EVT_OVER_LIMIT.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.28. SOC_ETM_EVT_ST4_CLR_REG (0x01CC)

Continued from the previous page...

SOC_ETM_I2SO_EVT_RX_DONE_ST_CLR Configures whether to clear I2SO_EVT_RX_DONE.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2SO_EVT_TX_DONE_ST_CLR Configures whether to clear I2SO_EVT_TX_DONE.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2SO_EVT_X_WORDS_RECEIVED_ST_CLR Configures whether to clear I2SO_EVT_X_WORDS_RECEIVED.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2SO_EVT_X_WORDS_SENT_ST_CLR Configures whether to clear I2SO_EVT_X_WORDS_SENT.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2S1_EVT_RX_DONE_ST_CLR Configures whether to clear I2S1_EVT_RX_DONE.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2S1_EVT_TX_DONE_ST_CLR Configures whether to clear I2S1_EVT_TX_DONE.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2S1_EVT_X_WORDS_RECEIVED_ST_CLR Configures whether to clear I2S1_EVT_X_WORDS_RECEIVED.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.28. SOC_ETM_EVT_ST4_CLR_REG (0x01CC)

Continued from the previous page...

SOC_ETM_I2S1_EVT_X_WORDS_SENT_ST_CLR Configures whether to clear I2S1_EVT_X_WORDS_SENT.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_I2S2_EVT_RX_DONE_ST_CLR Configures whether to clear I2S2_EVT_RX_DONE.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_I2S2_EVT_TX_DONE_ST_CLR Configures whether to clear I2S2_EVT_TX_DONE.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_I2S2_EVT_X_WORDS_RECEIVED_ST_CLR Configures whether to clear I2S2_EVT_X_WORDS_RECEIVED.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_I2S2_EVT_X_WORDS_SENT_ST_CLR Configures whether to clear I2S2_EVT_X_WORDS_SENT.
 0: Invalid. No effect
 1: Clear
 (WT)

Register 13.29. SOC_ETM_EVT_ST5_CLR_REG (0x01D4)

SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_FULL_CH1_ST_CLR	SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH0_ST_CLR	SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2_ST_CLR	SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1_ST_CLR	SOC_ETM_GDMA_AHB_EVT_OUT_TOTAL_EOF_CH0_ST_CLR	SOC_ETM_GDMA_AHB_EVT_OUT_TOTAL_EOF_CH2_ST_CLR	SOC_ETM_GDMA_AHB_EVT_OUT_TOTAL_EOF_CH1_ST_CLR	SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CH0_ST_CLR	SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CH2_ST_CLR	SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CH1_ST_CLR	SOC_ETM_GDMA_AHB_EVT_OUT_DONE_CH0_ST_CLR	SOC_ETM_GDMA_AHB_EVT_OUT_DONE_CH2_ST_CLR	SOC_ETM_GDMA_AHB_EVT_IN_FIFO_CH0_ST_CLR	SOC_ETM_GDMA_AHB_EVT_IN_FIFO_FULL_CH2_ST_CLR	SOC_ETM_GDMA_AHB_EVT_IN_FIFO_FULL_CH1_ST_CLR	SOC_ETM_GDMA_AHB_EVT_IN_FIFO_EMPTY_CH0_ST_CLR	SOC_ETM_GDMA_AHB_EVT_IN_FIFO_EMPTY_CH2_ST_CLR	SOC_ETM_GDMA_AHB_EVT_IN_FIFO_EMPTY_CH1_ST_CLR	SOC_ETM_GDMA_AHB_EVT_IN_SUC_EOF_CH0_ST_CLR	SOC_ETM_GDMA_AHB_EVT_IN_SUC_EOF_CH2_ST_CLR	SOC_ETM_GDMA_AHB_EVT_IN_SUC_EOF_CH1_ST_CLR	SOC_ETM_RTC_EVT_IN_DONE_CH0_ST_CLR	SOC_ETM_RTC_EVT_IN_DONE_CH2_ST_CLR	SOC_ETM_RTC_EVT_OVF_ST_CLR	SOC_ETM_ULP_EVT_TICK_ST_CLR	SOC_ETM_ULP_EVT_START_INTR_ST_CLR	SOC_ETM_ULP_EVT_HALT_ST_CLR	SOC_ETM_ULP_ERR_INTR_ST_CLR				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

SOC_ETM_ULP_EVT_ERR_INTR_ST_CLR Configures whether to clear ULP_EVT_ERR_INTR.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_ULP_EVT_HALT_ST_CLR Configures whether to clear ULP_EVT_HALT.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_ULP_EVT_START_INTR_ST_CLR Configures whether to clear ULP_EVT_START_INTR.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_RTC_EVT_TICK_ST_CLR Configures whether to clear RTC_EVT_TICK.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_RTC_EVT_OVF_ST_CLR Configures whether to clear RTC_EVT_OVF.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_RTC_EVT_CMP_ST_CLR Configures whether to clear RTC_EVT_CMP.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.29. SOC_ETM_EVT_ST5_CLR_REG (0x01D4)

Continued from the previous page...

SOC_ETM_GDMA_AHB_EVT_IN_DONE_CHO_ST_CLR	Configures	whether	to	clear
GDMA_AHB_EVT_IN_DONE_CHO.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AHB_EVT_IN_DONE_CH1_ST_CLR	Configures	whether	to	clear
GDMA_AHB_EVT_IN_DONE_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AHB_EVT_IN_DONE_CH2_ST_CLR	Configures	whether	to	clear
GDMA_AHB_EVT_IN_DONE_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AHB_EVT_IN_SUC_EOF_CHO_ST_CLR	Configures	whether	to	clear
GDMA_AHB_EVT_IN_SUC_EOF_CHO.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AHB_EVT_IN_SUC_EOF_CH1_ST_CLR	Configures	whether	to	clear
GDMA_AHB_EVT_IN_SUC_EOF_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AHB_EVT_IN_SUC_EOF_CH2_ST_CLR	Configures	whether	to	clear
GDMA_AHB_EVT_IN_SUC_EOF_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AHB_EVT_IN_FIFO_EMPTY_CHO_ST_CLR	Configures	whether	to	clear
GDMA_AHB_EVT_IN_FIFO_EMPTY_CHO.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.29. SOC_ETM_EVT_ST5_CLR_REG (0x01D4)

Continued from the previous page...

SOC_ETM_GDMA_AHB_EVT_IN_FIFO_EMPTY_CH1_ST_CLR Configures whether to clear
GDMA_AHB_EVT_IN_FIFO_EMPTY_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_IN_FIFO_EMPTY_CH2_ST_CLR Configures whether to clear
GDMA_AHB_EVT_IN_FIFO_EMPTY_CH2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_IN_FIFO_FULL_CHO_ST_CLR Configures whether to clear
GDMA_AHB_EVT_IN_FIFO_FULL_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_IN_FIFO_FULL_CH1_ST_CLR Configures whether to clear
GDMA_AHB_EVT_IN_FIFO_FULL_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_IN_FIFO_FULL_CH2_ST_CLR Configures whether to clear
GDMA_AHB_EVT_IN_FIFO_FULL_CH2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_OUT_DONE_CHO_ST_CLR Configures whether to clear
GDMA_AHB_EVT_OUT_DONE_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_OUT_DONE_CH1_ST_CLR Configures whether to clear
GDMA_AHB_EVT_OUT_DONE_CH1.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.29. SOC_ETM_EVT_ST5_CLR_REG (0x01D4)

Continued from the previous page...

SOC_ETM_GDMA_AHB_EVT_OUT_DONE_CH2_ST_CLR Configures whether to clear

GDMA_AHB_EVT_OUT_DONE_CH2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CHO_ST_CLR Configures whether to clear

GDMA_AHB_EVT_OUT_EOF_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CH1_ST_CLR Configures whether to clear

GDMA_AHB_EVT_OUT_EOF_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_OUT_EOF_CH2_ST_CLR Configures whether to clear

GDMA_AHB_EVT_OUT_EOF_CH2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_OUT_TOTAL_EOF_CHO_ST_CLR Configures whether to clear

GDMA_AHB_EVT_OUT_TOTAL_EOF_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_OUT_TOTAL_EOF_CH1_ST_CLR Configures whether to clear

GDMA_AHB_EVT_OUT_TOTAL_EOF_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_OUT_TOTAL_EOF_CH2_ST_CLR Configures whether to clear

GDMA_AHB_EVT_OUT_TOTAL_EOF_CH2.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.29. SOC_ETM_EVT_ST5_CLR_REG (0x01D4)

Continued from the previous page...

SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_EMPTY_CHO_ST_CLR Configures whether to clear
GDMA_AHB_EVT_OUT_FIFO_EMPTY_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1_ST_CLR Configures whether to clear
GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2_ST_CLR Configures whether to clear
GDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_FULL_CHO_ST_CLR Configures whether to clear
GDMA_AHB_EVT_OUT_FIFO_FULL_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_FULL_CH1_ST_CLR Configures whether to clear
GDMA_AHB_EVT_OUT_FIFO_FULL_CH1.

0: Invalid. No effect

1: Clear

(WT)

Register 13.30. SOC_ETM_EVT_ST6_CLR_REG (0x01DC)

SOC_ETM_DMA2D_EVT_IN_SUC_EOF_CHO_ST_CLR	SOC_ETM_DMA2D_EVT_IN_DONE_CH1_ST_CLR	SOC_ETM_DMA2D_EVT_IN_DONE_CH0_ST_CLR	SOC_ETM_PMU_EVT_SLEEP_WEEKUP_ST_CLR	SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_FULL_CH2_ST_CLR	SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2_ST_CLR	SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1_ST_CLR	SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0_ST_CLR	SOC_ETM_GDMA_AXI_EVT_OUT_TOTAL_EOF_CH2_ST_CLR	SOC_ETM_GDMA_AXI_EVT_OUT_TOTAL_EOF_CH1_ST_CLR	SOC_ETM_GDMA_AXI_EVT_OUT_TOTAL_EOF_CH0_ST_CLR	SOC_ETM_GDMA_AXI_EVT_OUT_EOF_CH2_ST_CLR	SOC_ETM_GDMA_AXI_EVT_OUT_EOF_CH1_ST_CLR	SOC_ETM_GDMA_AXI_EVT_OUT_EOF_CH0_ST_CLR	SOC_ETM_GDMA_AXI_EVT_OUT_DONE_CH2_ST_CLR	SOC_ETM_GDMA_AXI_EVT_OUT_DONE_CH1_ST_CLR	SOC_ETM_GDMA_AXI_EVT_IN_FIFO_FULL_CH2_ST_CLR	SOC_ETM_GDMA_AXI_EVT_IN_FIFO_FULL_CH1_ST_CLR	SOC_ETM_GDMA_AXI_EVT_IN_FIFO_EMPTY_CH2_ST_CLR	SOC_ETM_GDMA_AXI_EVT_IN_FIFO_EMPTY_CH1_ST_CLR	SOC_ETM_GDMA_AXI_EVT_IN_SUC_EOF_CH0_ST_CLR	SOC_ETM_GDMA_AXI_EVT_IN_SUC_EOF_CH2_ST_CLR	SOC_ETM_GDMA_AXI_EVT_IN_SUC_EOF_CH1_ST_CLR	SOC_ETM_GDMA_AXI_EVT_IN_DONE_CH0_ST_CLR	SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_FULL_CH2_ST_CLR							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

SOC_ETM_GDMA_AHB_EVT_OUT_FIFO_FULL_CH2_ST_CLR Configures whether to clear GDMA_AHB_EVT_OUT_FIFO_FULL_CH2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AXI_EVT_IN_DONE_CH0_ST_CLR Configures whether to clear GDMA_AXI_EVT_IN_DONE_CH0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AXI_EVT_IN_DONE_CH1_ST_CLR Configures whether to clear GDMA_AXI_EVT_IN_DONE_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AXI_EVT_IN_DONE_CH2_ST_CLR Configures whether to clear GDMA_AXI_EVT_IN_DONE_CH2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AXI_EVT_IN_SUC_EOF_CHO_ST_CLR Configures whether to clear GDMA_AXI_EVT_IN_SUC_EOF_CHO.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.30. SOC_ETM_EVT_ST6_CLR_REG (0x01DC)

Continued from the previous page...

SOC_ETM_GDMA_AXI_EVT_IN_SUC_EOF_CH1_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_IN_SUC_EOF_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_EVT_IN_SUC_EOF_CH2_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_IN_SUC_EOF_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_EVT_IN_FIFO_EMPTY_CH0_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_IN_FIFO_EMPTY_CH0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_EVT_IN_FIFO_EMPTY_CH1_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_IN_FIFO_EMPTY_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_EVT_IN_FIFO_EMPTY_CH2_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_IN_FIFO_EMPTY_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_EVT_IN_FIFO_FULL_CH0_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_IN_FIFO_FULL_CH0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_EVT_IN_FIFO_FULL_CH1_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_IN_FIFO_FULL_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.30. SOC_ETM_EVT_ST6_CLR_REG (0x01DC)

Continued from the previous page...

SOC_ETM_GDMA_AXI_EVT_IN_FIFO_FULL_CH2_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_IN_FIFO_FULL_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_EVT_OUT_DONE_CH0_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_OUT_DONE_CH0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_EVT_OUT_DONE_CH1_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_OUT_DONE_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_EVT_OUT_DONE_CH2_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_OUT_DONE_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_EVT_OUT_EOF_CH0_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_OUT_EOF_CH0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_EVT_OUT_EOF_CH1_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_OUT_EOF_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_EVT_OUT_EOF_CH2_ST_CLR	Configures	whether	to	clear
GDMA_AXI_EVT_OUT_EOF_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.30. SOC_ETM_EVT_ST6_CLR_REG (0x01DC)

Continued from the previous page...

SOC_ETM_GDMA_AXI_EVT_OUT_TOTAL_EOF_CH0_ST_CLR Configures whether to clear
GDMA_AXI_EVT_OUT_TOTAL_EOF_CH0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AXI_EVT_OUT_TOTAL_EOF_CH1_ST_CLR Configures whether to clear
GDMA_AXI_EVT_OUT_TOTAL_EOF_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AXI_EVT_OUT_TOTAL_EOF_CH2_ST_CLR Configures whether to clear
GDMA_AXI_EVT_OUT_TOTAL_EOF_CH2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0_ST_CLR Configures whether to clear
GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1_ST_CLR Configures whether to clear
GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2_ST_CLR Configures whether to clear
GDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_FULL_CH0_ST_CLR Configures whether to clear
GDMA_AXI_EVT_OUT_FIFO_FULL_CH0.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.30. SOC_ETM_EVT_ST6_CLR_REG (0x01DC)

Continued from the previous page...

SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_FULL_CH1_ST_CLR Configures whether to clear
GDMA_AXI_EVT_OUT_FIFO_FULL_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AXI_EVT_OUT_FIFO_FULL_CH2_ST_CLR Configures whether to clear
GDMA_AXI_EVT_OUT_FIFO_FULL_CH2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_PMU_EVT_SLEEP_WEEKUP_ST_CLR Configures whether to clear
PMU_EVT_SLEEP_WEEKUP.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_DMA2D_EVT_IN_DONE_CHO_ST_CLR Configures whether to clear
DMA2D_EVT_IN_DONE_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_DMA2D_EVT_IN_DONE_CH1_ST_CLR Configures whether to clear
DMA2D_EVT_IN_DONE_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_DMA2D_EVT_IN_SUC_EOF_CHO_ST_CLR Configures whether to clear
DMA2D_EVT_IN_SUC_EOF_CHO.

0: Invalid. No effect

1: Clear

(WT)

Register 13.31. SOC_ETM_EVT_ST7_CLR_REG (0x01E4)

(reserved)																						SOC_ETM_DMA2D_EVT_OUT_TOTAL_EOF_CH2_ST_CLR SOC_ETM_DMA2D_EVT_OUT_TOTAL_EOF_CH1_ST_CLR SOC_ETM_DMA2D_EVT_OUT_TOTAL_EOF_CH0_ST_CLR SOC_ETM_DMA2D_EVT_OUT_EOF_CH2_ST_CLR SOC_ETM_DMA2D_EVT_OUT_EOF_CH1_ST_CLR SOC_ETM_DMA2D_EVT_OUT_EOF_CH0_ST_CLR SOC_ETM_DMA2D_EVT_OUT_DONE_CH2_ST_CLR SOC_ETM_DMA2D_EVT_OUT_DONE_CH1_ST_CLR SOC_ETM_DMA2D_EVT_IN_SUC_EOF_CH1_ST_CLR									
31																				10	9	8	7	6	5	4	3	2	1	0	Reset
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0										

SOC_ETM_DMA2D_EVT_IN_SUC_EOF_CH1_ST_CLR Configures whether to clear DMA2D_EVT_IN_SUC_EOF_CH1.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_DMA2D_EVT_OUT_DONE_CH0_ST_CLR Configures whether to clear DMA2D_EVT_OUT_DONE_CH0.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_DMA2D_EVT_OUT_DONE_CH1_ST_CLR Configures whether to clear DMA2D_EVT_OUT_DONE_CH1.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_DMA2D_EVT_OUT_DONE_CH2_ST_CLR Configures whether to clear DMA2D_EVT_OUT_DONE_CH2.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_DMA2D_EVT_OUT_EOF_CH0_ST_CLR Configures whether to clear DMA2D_EVT_OUT_EOF_CH0.
 0: Invalid. No effect
 1: Clear
 (WT)

Continued on the next page...

Register 13.31. SOC_ETM_EVT_ST7_CLR_REG (0x01E4)

Continued from the previous page...

SOC_ETM_DMA2D_EVT_OUT_EOF_CH1_ST_CLR	Configures	whether	to	clear
DMA2D_EVT_OUT_EOF_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_DMA2D_EVT_OUT_EOF_CH2_ST_CLR	Configures	whether	to	clear
DMA2D_EVT_OUT_EOF_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_DMA2D_EVT_OUT_TOTAL_EOF_CHO_ST_CLR	Configures	whether	to	clear
DMA2D_EVT_OUT_TOTAL_EOF_CHO.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_DMA2D_EVT_OUT_TOTAL_EOF_CH1_ST_CLR	Configures	whether	to	clear
DMA2D_EVT_OUT_TOTAL_EOF_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_DMA2D_EVT_OUT_TOTAL_EOF_CH2_ST_CLR	Configures	whether	to	clear
DMA2D_EVT_OUT_TOTAL_EOF_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				

Register 13.32. SOC_ETM_TASK_STO_CLR_REG (0x01EC)

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH3_ST_CLR																															SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH2_ST_CLR																															SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH1_ST_CLR																															SOC_ETM_LEDC_TASK_TIMER3_RES_UPDATE_CH0_ST_CLR																															SOC_ETM_LEDC_TASK_TIMER2_RES_UPDATE_ST_CLR																															SOC_ETM_GPIO_TASK_TIMER0_RES_UPDATE_ST_CLR																															SOC_ETM_GPIO_TASK_CH7_TOGGLE_ST_CLR																															SOC_ETM_GPIO_TASK_CH6_TOGGLE_ST_CLR																															SOC_ETM_GPIO_TASK_CH5_TOGGLE_ST_CLR																															SOC_ETM_GPIO_TASK_CH4_TOGGLE_ST_CLR																															SOC_ETM_GPIO_TASK_CH3_TOGGLE_ST_CLR																															SOC_ETM_GPIO_TASK_CH2_TOGGLE_ST_CLR																															SOC_ETM_GPIO_TASK_CH1_TOGGLE_ST_CLR																															SOC_ETM_GPIO_TASK_CH0_TOGGLE_ST_CLR																															SOC_ETM_GPIO_TASK_CH7_CLEAR_ST_CLR																															SOC_ETM_GPIO_TASK_CH6_CLEAR_ST_CLR																															SOC_ETM_GPIO_TASK_CH5_CLEAR_ST_CLR																															SOC_ETM_GPIO_TASK_CH4_CLEAR_ST_CLR																															SOC_ETM_GPIO_TASK_CH3_CLEAR_ST_CLR																															SOC_ETM_GPIO_TASK_CH2_CLEAR_ST_CLR																															SOC_ETM_GPIO_TASK_CH1_CLEAR_ST_CLR																															SOC_ETM_GPIO_TASK_CH0_CLEAR_ST_CLR																															SOC_ETM_GPIO_TASK_CH7_SET_ST_CLR																															SOC_ETM_GPIO_TASK_CH6_SET_ST_CLR																															SOC_ETM_GPIO_TASK_CH5_SET_ST_CLR																															SOC_ETM_GPIO_TASK_CH4_SET_ST_CLR																															SOC_ETM_GPIO_TASK_CH3_SET_ST_CLR																															SOC_ETM_GPIO_TASK_CH2_SET_ST_CLR																															SOC_ETM_GPIO_TASK_CH1_SET_ST_CLR																															SOC_ETM_GPIO_TASK_CH0_SET_ST_CLR																																																																																																																				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

SOC_ETM_GPIO_TASK_CH0_SET_ST_CLR Configures whether to clear GPIO_TASK_CH0_SET.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GPIO_TASK_CH1_SET_ST_CLR Configures whether to clear GPIO_TASK_CH1_SET.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GPIO_TASK_CH2_SET_ST_CLR Configures whether to clear GPIO_TASK_CH2_SET.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GPIO_TASK_CH3_SET_ST_CLR Configures whether to clear GPIO_TASK_CH3_SET.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GPIO_TASK_CH4_SET_ST_CLR Configures whether to clear GPIO_TASK_CH4_SET.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GPIO_TASK_CH5_SET_ST_CLR Configures whether to clear GPIO_TASK_CH5_SET.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.32. SOC_ETM_TASK_STO_CLR_REG (0x01EC)**Continued from the previous page...****SOC_ETM_GPIO_TASK_CH6_SET_ST_CLR** Configures whether to clear GPIO_TASK_CH6_SET.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GPIO_TASK_CH7_SET_ST_CLR Configures whether to clear GPIO_TASK_CH7_SET.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GPIO_TASK_CH0_CLEAR_ST_CLR Configures whether to clear GPIO_TASK_CH0_CLEAR.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GPIO_TASK_CH1_CLEAR_ST_CLR Configures whether to clear GPIO_TASK_CH1_CLEAR.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GPIO_TASK_CH2_CLEAR_ST_CLR Configures whether to clear GPIO_TASK_CH2_CLEAR.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GPIO_TASK_CH3_CLEAR_ST_CLR Configures whether to clear GPIO_TASK_CH3_CLEAR.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GPIO_TASK_CH4_CLEAR_ST_CLR Configures whether to clear GPIO_TASK_CH4_CLEAR.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.32. SOC_ETM_TASK_STO_CLR_REG (0x01EC)

Continued from the previous page...

SOC_ETM_GPIO_TASK_CH5_CLEAR_ST_CLR	Configures	whether	to	clear
GPIO_TASK_CH5_CLEAR.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_TASK_CH6_CLEAR_ST_CLR	Configures	whether	to	clear
GPIO_TASK_CH6_CLEAR.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_TASK_CH7_CLEAR_ST_CLR	Configures whether to clear GPIO_TASK_CH7_CLEAR.			
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_TASK_CHO_TOGGLE_ST_CLR	Configures	whether	to	clear
GPIO_TASK_CHO_TOGGLE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_TASK_CH1_TOGGLE_ST_CLR	Configures	whether	to	clear
GPIO_TASK_CH1_TOGGLE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_TASK_CH2_TOGGLE_ST_CLR	Configures	whether	to	clear
GPIO_TASK_CH2_TOGGLE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_TASK_CH3_TOGGLE_ST_CLR	Configures	whether	to	clear
GPIO_TASK_CH3_TOGGLE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_TASK_CH4_TOGGLE_ST_CLR	Configures	whether	to	clear
GPIO_TASK_CH4_TOGGLE.				
0: Invalid. No effect				
1: Clear				
(WT)				

Register 13.32. SOC_ETM_TASK_STO_CLR_REG (0x01EC)

Continued from the previous page...

SOC_ETM_GPIO_TASK_CH5_TOGGLE_ST_CLR	Configures	whether	to	clear
GPIO_TASK_CH5_TOGGLE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_TASK_CH6_TOGGLE_ST_CLR	Configures	whether	to	clear
GPIO_TASK_CH6_TOGGLE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GPIO_TASK_CH7_TOGGLE_ST_CLR	Configures	whether	to	clear
GPIO_TASK_CH7_TOGGLE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER0_RES_UPDATE_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER0_RES_UPDATE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER1_RES_UPDATE_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER1_RES_UPDATE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER2_RES_UPDATE_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER2_RES_UPDATE.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER3_RES_UPDATE_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER3_RES_UPDATE.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.32. SOC_ETM_TASK_STO_CLR_REG (0x01EC)

Continued from the previous page...

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CHO_ST_CLR Configures whether to clear
LEDC_TASK_DUTY_SCALE_UPDATE_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH1_ST_CLR Configures whether to clear
LEDC_TASK_DUTY_SCALE_UPDATE_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH2_ST_CLR Configures whether to clear
LEDC_TASK_DUTY_SCALE_UPDATE_CH2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH3_ST_CLR Configures whether to clear
LEDC_TASK_DUTY_SCALE_UPDATE_CH3.

0: Invalid. No effect

1: Clear

(WT)

Register 13.33. SOC_ETM_TASK_ST1_CLR_REG (0x01F4)

SOC_ETM_LEDC_TASK_TIMER3_RESUME_ST_CLR																																SOC_ETM_LEDC_TASK_TIMER2_RESUME_ST_CLR																																SOC_ETM_LEDC_TASK_TIMER1_RESUME_ST_CLR																																SOC_ETM_LEDC_TASK_TIMER0_RESUME_ST_CLR																																SOC_ETM_LEDC_TASK_TIMER3_RST_ST_CLR																																SOC_ETM_LEDC_TASK_TIMER2_RST_ST_CLR																																SOC_ETM_LEDC_TASK_TIMER1_RST_ST_CLR																																SOC_ETM_LEDC_TASK_TIMER0_RST_ST_CLR																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH7_ST_CLR																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH6_ST_CLR																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH5_ST_CLR																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH4_ST_CLR																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH3_ST_CLR																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH2_ST_CLR																																SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH1_ST_CLR																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH7_ST_CLR																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH6_ST_CLR																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH5_ST_CLR																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH4_ST_CLR																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH3_ST_CLR																																SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH2_ST_CLR																																SOC_ETM_LEDC_TASK_TIMER3_CAP_ST_CLR																																SOC_ETM_LEDC_TASK_TIMER2_CAP_ST_CLR																																SOC_ETM_LEDC_TASK_TIMER1_CAP_ST_CLR																																SOC_ETM_LEDC_TASK_TIMER0_CAP_ST_CLR																																SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH7_ST_CLR																																SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH6_ST_CLR																																SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH5_ST_CLR																																SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH4_ST_ST_CLR																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH4_ST_CLR Configures whether to clear LEDC_TASK_DUTY_SCALE_UPDATE_CH4.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH5_ST_CLR Configures whether to clear LEDC_TASK_DUTY_SCALE_UPDATE_CH5.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH6_ST_CLR Configures whether to clear LEDC_TASK_DUTY_SCALE_UPDATE_CH6.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_LEDC_TASK_DUTY_SCALE_UPDATE_CH7_ST_CLR Configures whether to clear LEDC_TASK_DUTY_SCALE_UPDATE_CH7.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_LEDC_TASK_TIMER0_CAP_ST_CLR Configures whether to clear LEDC_TASK_TIMER0_CAP.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.33. SOC_ETM_TASK_ST1_CLR_REG (0x01F4)

Continued from the previous page...

SOC_ETM_LEDC_TASK_TIMER1_CAP_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER1_CAP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER2_CAP_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER2_CAP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER3_CAP_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER3_CAP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CHO_ST_CLR	Configures	whether	to	clear
LEDC_TASK_SIG_OUT_DIS_CHO.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH1_ST_CLR	Configures	whether	to	clear
LEDC_TASK_SIG_OUT_DIS_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH2_ST_CLR	Configures	whether	to	clear
LEDC_TASK_SIG_OUT_DIS_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH3_ST_CLR	Configures	whether	to	clear
LEDC_TASK_SIG_OUT_DIS_CH3.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.33. SOC_ETM_TASK_ST1_CLR_REG (0x01F4)

Continued from the previous page...

SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH4_ST_CLR LEDC_TASK_SIG_OUT_DIS_CH4. 0: Invalid. No effect 1: Clear (WT)	Configures	whether	to	clear
SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH5_ST_CLR LEDC_TASK_SIG_OUT_DIS_CH5. 0: Invalid. No effect 1: Clear (WT)	Configures	whether	to	clear
SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH6_ST_CLR LEDC_TASK_SIG_OUT_DIS_CH6. 0: Invalid. No effect 1: Clear (WT)	Configures	whether	to	clear
SOC_ETM_LEDC_TASK_SIG_OUT_DIS_CH7_ST_CLR LEDC_TASK_SIG_OUT_DIS_CH7. 0: Invalid. No effect 1: Clear (WT)	Configures	whether	to	clear
SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH0_ST_CLR LEDC_TASK_OVF_CNT_RST_CH0. 0: Invalid. No effect 1: Clear (WT)	Configures	whether	to	clear
SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH1_ST_CLR LEDC_TASK_OVF_CNT_RST_CH1. 0: Invalid. No effect 1: Clear (WT)	Configures	whether	to	clear
SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH2_ST_CLR LEDC_TASK_OVF_CNT_RST_CH2. 0: Invalid. No effect 1: Clear (WT)	Configures	whether	to	clear

Continued on the next page...

Register 13.33. SOC_ETM_TASK_ST1_CLR_REG (0x01F4)

Continued from the previous page...

SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH3_ST_CLR	Configures	whether	to	clear
LEDC_TASK_OVF_CNT_RST_CH3.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH4_ST_CLR	Configures	whether	to	clear
LEDC_TASK_OVF_CNT_RST_CH4.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH5_ST_CLR	Configures	whether	to	clear
LEDC_TASK_OVF_CNT_RST_CH5.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH6_ST_CLR	Configures	whether	to	clear
LEDC_TASK_OVF_CNT_RST_CH6.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_OVF_CNT_RST_CH7_ST_CLR	Configures	whether	to	clear
LEDC_TASK_OVF_CNT_RST_CH7.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER0_RST_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER0_RST.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER1_RST_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER1_RST.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.33. SOC_ETM_TASK_ST1_CLR_REG (0x01F4)

Continued from the previous page...

SOC_ETM_LEDC_TASK_TIMER2_RST_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER2_RST.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER3_RST_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER3_RST.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER0_RESUME_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER0_RESUME.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER1_RESUME_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER1_RESUME.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER2_RESUME_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER2_RESUME.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_TIMER3_RESUME_ST_CLR	Configures	whether	to	clear
LEDC_TASK_TIMER3_RESUME.				
0: Invalid. No effect				
1: Clear				
(WT)				

Register 13.34. SOC_ETM_TASK_ST2_CLR_REG (0x01FC)

Soc																																
Soc_ETM_TGO_TASK_CNT_RELOAD_TIMER0_ST_CLR																																
Soc_ETM_TGO_TASK_CNT_STOP_TIMER0_ST_CLR																																
Soc_ETM_TGO_TASK_CNT_START_TIMER0_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESUME_CH7_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESUME_CH6_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESUME_CH5_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESUME_CH4_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESUME_CH3_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESUME_CH2_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESUME_CH1_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_PAUSE_CH0_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_PAUSE_CH7_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_PAUSE_CH6_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_PAUSE_CH5_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_PAUSE_CH4_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_PAUSE_CH3_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_PAUSE_CH2_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_PAUSE_CH1_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESTART_CH0_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESTART_CH7_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESTART_CH6_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESTART_CH5_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESTART_CH4_ST_CLR																																
Soc_ETM_LEDC_TASK_GAMMA_RESTART_CH3_ST_CLR																																
Soc_ETM_LEDC_TASK_TIMER3_PAUSE_ST_CLR																																
Soc_ETM_LEDC_TASK_TIMER2_PAUSE_ST_CLR																																
Soc_ETM_LEDC_TASK_TIMER1_PAUSE_ST_CLR																																
Soc_ETM_LEDC_TASK_TIMER0_PAUSE_ST_CLR																																
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Reset

SOC_ETM_LEDC_TASK_TIMER0_PAUSE_ST_CLR Configures whether to clear LEDC_TASK_TIMER0_PAUSE.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_LEDC_TASK_TIMER1_PAUSE_ST_CLR Configures whether to clear LEDC_TASK_TIMER1_PAUSE.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_LEDC_TASK_TIMER2_PAUSE_ST_CLR Configures whether to clear LEDC_TASK_TIMER2_PAUSE.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_LEDC_TASK_TIMER3_PAUSE_ST_CLR Configures whether to clear LEDC_TASK_TIMER3_PAUSE.
 0: Invalid. No effect
 1: Clear
 (WT)

SOC_ETM_LEDC_TASK_GAMMA_RESTART_CHO_ST_CLR Configures whether to clear LEDC_TASK_GAMMA_RESTART_CHO.
 0: Invalid. No effect
 1: Clear
 (WT)

Continued on the next page...

Register 13.34. SOC_ETM_TASK_ST2_CLR_REG (0x01FC)

Continued from the previous page...

SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH1_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESTART_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH2_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESTART_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH3_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESTART_CH3.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH4_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESTART_CH4.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH5_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESTART_CH5.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH6_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESTART_CH6.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESTART_CH7_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESTART_CH7.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.34. SOC_ETM_TASK_ST2_CLR_REG (0x01FC)

Continued from the previous page...

SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CHO_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_PAUSE_CHO.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH1_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_PAUSE_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH2_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_PAUSE_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH3_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_PAUSE_CH3.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH4_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_PAUSE_CH4.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH5_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_PAUSE_CH5.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH6_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_PAUSE_CH6.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.34. SOC_ETM_TASK_ST2_CLR_REG (0x01FC)

Continued from the previous page...

SOC_ETM_LEDC_TASK_GAMMA_PAUSE_CH7_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_PAUSE_CH7.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH0_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESUME_CH0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH1_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESUME_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH2_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESUME_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH3_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESUME_CH3.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH4_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESUME_CH4.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH5_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESUME_CH5.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.34. SOC_ETM_TASK_ST2_CLR_REG (0x01FC)

Continued from the previous page...

SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH6_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESUME_CH6.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_LEDC_TASK_GAMMA_RESUME_CH7_ST_CLR	Configures	whether	to	clear
LEDC_TASK_GAMMA_RESUME_CH7.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TGO_TASK_CNT_START_TIMER0_ST_CLR	Configures	whether	to	clear
TGO_TASK_CNT_START_TIMER0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TGO_TASK_ALARM_START_TIMER0_ST_CLR	Configures	whether	to	clear
TGO_TASK_ALARM_START_TIMER0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TGO_TASK_CNT_STOP_TIMER0_ST_CLR	Configures	whether	to	clear
TGO_TASK_CNT_STOP_TIMER0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TGO_TASK_CNT_RELOAD_TIMER0_ST_CLR	Configures	whether	to	clear
TGO_TASK_CNT_RELOAD_TIMER0.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_MCPWMO_TASK_TZ2_OST_ST_CLR
SOC_ETM_MCPWMO_TASK_TZ1_OST_ST_CLR
SOC_ETM_MCPWMO_TASK_TZ0_OST_ST_CLR
SOC_ETM_MCPWMO_TASK_TIMER2_PERIOD_UP_ST_CLR
SOC_ETM_MCPWMO_TASK_TIMER1_PERIOD_UP_ST_CLR
SOC_ETM_MCPWMO_TASK_TIMER2_SYN_ST_CLR
SOC_ETM_MCPWMO_TASK_TIMER1_SYN_ST_CLR
SOC_ETM_MCPWMO_TASK_GEN_SYN_ST_CLR
SOC_ETM_MCPWMO_TASK_CMPR2_B_UP_ST_CLR
SOC_ETM_MCPWMO_TASK_CMPR1_B_UP_ST_CLR
SOC_ETM_MCPWMO_TASK_CMPR2_A_UP_ST_CLR
SOC_ETM_TG1_TASK_CMPR1_A_UP_ST_CLR
SOC_ETM_TG1_TASK_CNT_CAP_TIMER1_UP_ST_CLR
SOC_ETM_TG1_TASK_CNT_RELOAD_TIMER1_ST_CLR
SOC_ETM_TG1_TASK_ALARM_START_TIMER1_ST_CLR
SOC_ETM_TG1_TASK_CNT_START_TIMER1_ST_CLR
SOC_ETM_TG1_TASK_CNT_CAP_TIMER1_ST_CLR
SOC_ETM_TG1_TASK_CNT_RELOAD_TIMER1_ST_CLR
SOC_ETM_TG1_TASK_ALARM_START_TIMER0_ST_CLR
SOC_ETM_TG0_TASK_CNT_START_TIMER0_ST_CLR
SOC_ETM_TG0_TASK_CNT_CAP_TIMER0_ST_CLR
SOC_ETM_TG0_TASK_CNT_RELOAD_TIMER1_ST_CLR
SOC_ETM_TG0_TASK_ALARM_START_TIMER1_ST_CLR
SOC_ETM_TG0_TASK_CNT_START_TIMER1_ST_CLR
SOC_ETM_TG0_TASK_CNT_CAP_TIMER1_ST_CLR

[illegible]

SOC_ETM_TGO_TASK_CNT_CAP_TIMER0_ST_CLR	Configures	whether	to	clear
TGO_TASK_CNT_CAP_TIMER0.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_TGO_TASK_CNT_START_TIMER1_ST_CLR	Configures	whether	to	clear
TGO_TASK_CNT_START_TIMER1.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_TGO_TASK_ALARM_START_TIMER1_ST_CLR	Configures	whether	to	clear
TGO_TASK_ALARM_START_TIMER1.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_TGO_TASK_CNT_STOP_TIMER1_ST_CLR	Configures	whether	to	clear
TGO_TASK_CNT_STOP_TIMER1.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_TGO_TASK_CNT_RELOAD_TIMER1_ST_CLR	Configures	whether	to	clear
TGO_TASK_CNT_RELOAD_TIMER1.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.35. SOC_ETM_TASK_ST3_CLR_REG (0x0204)

Continued from the previous page...

SOC_ETM_TGO_TASK_CNT_CAP_TIMER1_ST_CLR	Configures	whether	to	clear
TGO_TASK_CNT_CAP_TIMER1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TG1_TASK_CNT_START_TIMER0_ST_CLR	Configures	whether	to	clear
TG1_TASK_CNT_START_TIMER0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TG1_TASK_ALARM_START_TIMER0_ST_CLR	Configures	whether	to	clear
TG1_TASK_ALARM_START_TIMER0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TG1_TASK_CNT_STOP_TIMER0_ST_CLR	Configures	whether	to	clear
TG1_TASK_CNT_STOP_TIMER0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TG1_TASK_CNT_RELOAD_TIMER0_ST_CLR	Configures	whether	to	clear
TG1_TASK_CNT_RELOAD_TIMER0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TG1_TASK_CNT_CAP_TIMER0_ST_CLR	Configures	whether	to	clear
TG1_TASK_CNT_CAP_TIMER0.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TG1_TASK_CNT_START_TIMER1_ST_CLR	Configures	whether	to	clear
TG1_TASK_CNT_START_TIMER1.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.35. SOC_ETM_TASK_ST3_CLR_REG (0x0204)

Continued from the previous page...

SOC_ETM_TG1_TASK_ALARM_START_TIMER1_ST_CLR	Configures	whether	to	clear
TG1_TASK_ALARM_START_TIMER1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TG1_TASK_CNT_STOP_TIMER1_ST_CLR	Configures	whether	to	clear
TG1_TASK_CNT_STOP_TIMER1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TG1_TASK_CNT_RELOAD_TIMER1_ST_CLR	Configures	whether	to	clear
TG1_TASK_CNT_RELOAD_TIMER1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_TG1_TASK_CNT_CAP_TIMER1_ST_CLR	Configures	whether	to	clear
TG1_TASK_CNT_CAP_TIMER1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWMO_TASK_CMPRO_A_UP_ST_CLR	Configures	whether	to	clear
MCPWMO_TASK_CMPRO_A_UP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWMO_TASK_CMPR1_A_UP_ST_CLR	Configures	whether	to	clear
MCPWMO_TASK_CMPR1_A_UP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWMO_TASK_CMPR2_A_UP_ST_CLR	Configures	whether	to	clear
MCPWMO_TASK_CMPR2_A_UP.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.35. SOC_ETM_TASK_ST3_CLR_REG (0x0204)

Continued from the previous page...

SOC_ETM_MCPWMO_TASK_CMPRO_B_UP_ST_CLR	Configures	whether	to	clear
MCPWMO_TASK_CMPRO_B_UP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWMO_TASK_CMPR1_B_UP_ST_CLR	Configures	whether	to	clear
MCPWMO_TASK_CMPR1_B_UP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWMO_TASK_CMPR2_B_UP_ST_CLR	Configures	whether	to	clear
MCPWMO_TASK_CMPR2_B_UP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWMO_TASK_GEN_STOP_ST_CLR	Configures	whether	to	clear
MCPWMO_TASK_GEN_STOP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWMO_TASK_TIMER0_SYN_ST_CLR	Configures	whether	to	clear
MCPWMO_TASK_TIMER0_SYN.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWMO_TASK_TIMER1_SYN_ST_CLR	Configures	whether	to	clear
MCPWMO_TASK_TIMER1_SYN.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWMO_TASK_TIMER2_SYN_ST_CLR	Configures	whether	to	clear
MCPWMO_TASK_TIMER2_SYN.				
0: Invalid. No effect				
1: Clear				
(WT)				

Continued on the next page...

Register 13.35. SOC_ETM_TASK_ST3_CLR_REG (0x0204)

Continued from the previous page...

SOC_ETM_MCPWMO_TASK_TIMER0_PERIOD_UP_ST_CLR Configures whether to clear
MCPWMO_TASK_TIMER0_PERIOD_UP.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_TASK_TIMER1_PERIOD_UP_ST_CLR Configures whether to clear
MCPWMO_TASK_TIMER1_PERIOD_UP.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_TASK_TIMER2_PERIOD_UP_ST_CLR Configures whether to clear
MCPWMO_TASK_TIMER2_PERIOD_UP.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_TASK_TZO_OST_ST_CLR Configures whether to clear
MCPWMO_TASK_TZO_OST.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_TASK_TZ1_OST_ST_CLR Configures whether to clear
MCPWMO_TASK_TZ1_OST.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWMO_TASK_TZ2_OST_ST_CLR Configures whether to clear
MCPWMO_TASK_TZ2_OST.

0: Invalid. No effect

1: Clear

(WT)

Register 13.36. SOC_ETM_TASK_ST4_CLR_REG (0x020C)

SOC_ETM_ADC_TASK_STOPO_ST_CLR																																SOC_ETM_ADC_TASK_STARTO_ST_CLR																																(reserved)																																SOC_ETM_ADC_TASK_SAMPLE0_ST_CLR																																SOC_ETM_MCPWM1_TASK_CAP2_ST_CLR																																SOC_ETM_MCPWM1_TASK_CAP1_ST_CLR																																SOC_ETM_MCPWM1_TASK_CAP0_ST_CLR																																SOC_ETM_MCPWM1_TASK_CLR2_OST_ST_CLR																																SOC_ETM_MCPWM1_TASK_CLR1_OST_ST_CLR																																SOC_ETM_MCPWM1_TASK_CLRO_OST_ST_CLR																																SOC_ETM_MCPWM1_TASK_TZ2_OST_ST_CLR																																SOC_ETM_MCPWM1_TASK_TZ1_OST_ST_CLR																																SOC_ETM_MCPWM1_TASK_TZ0_OST_ST_CLR																																SOC_ETM_MCPWM1_TASK_TIMER2_PERIOD_UP_ST_CLR																																SOC_ETM_MCPWM1_TASK_TIMER1_PERIOD_UP_ST_CLR																																SOC_ETM_MCPWM1_TASK_TIMER0_PERIOD_UP_ST_CLR																																SOC_ETM_MCPWM1_TASK_TIMER2_SYN_ST_CLR																																SOC_ETM_MCPWM1_TASK_TIMER1_SYN_ST_CLR																																SOC_ETM_MCPWM1_TASK_TIMER0_SYN_ST_CLR																																SOC_ETM_MCPWM1_TASK_GEN_STOP_ST_CLR																																SOC_ETM_MCPWM1_TASK_CMPR2_B_UP_ST_CLR																																SOC_ETM_MCPWM1_TASK_CMPR1_B_UP_ST_CLR																																SOC_ETM_MCPWM1_TASK_CMPR2_A_UP_ST_CLR																																SOC_ETM_MCPWM1_TASK_CMPR1_A_UP_ST_CLR																																SOC_ETM_MCPWMO_TASK_CAP2_A_UP_ST_CLR																																SOC_ETM_MCPWMO_TASK_CAP1_A_UP_ST_CLR																																SOC_ETM_MCPWMO_TASK_CAP2_ST_CLR																																SOC_ETM_MCPWMO_TASK_CAP1_ST_CLR																																SOC_ETM_MCPWMO_TASK_CLR2_OST_ST_CLR																																SOC_ETM_MCPWMO_TASK_CLR1_OST_ST_CLR																																SOC_ETM_MCPWMO_TASK_CLRO_OST_ST_CLR																																																						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

SOC_ETM_MCPWMO_TASK_CLRO_OST_ST_CLR Configures whether to clear MCPWMO_TASK_CLRO_OST.
 0: Invalid. No effect
 1: Clear (WT)

SOC_ETM_MCPWMO_TASK_CLR1_OST_ST_CLR Configures whether to clear MCPWMO_TASK_CLR1_OST.
 0: Invalid. No effect
 1: Clear (WT)

SOC_ETM_MCPWMO_TASK_CLR2_OST_ST_CLR Configures whether to clear MCPWMO_TASK_CLR2_OST.
 0: Invalid. No effect
 1: Clear (WT)

SOC_ETM_MCPWMO_TASK_CAPO_ST_CLR Configures whether to clear MCPWMO_TASK_CAPO.
 0: Invalid. No effect
 1: Clear (WT)

SOC_ETM_MCPWMO_TASK_CAP1_ST_CLR Configures whether to clear MCPWMO_TASK_CAP1.
 0: Invalid. No effect
 1: Clear (WT)

SOC_ETM_MCPWMO_TASK_CAP2_ST_CLR Configures whether to clear MCPWMO_TASK_CAP2.
 0: Invalid. No effect
 1: Clear (WT)

Continued on the next page...

Register 13.36. SOC_ETM_TASK_ST4_CLR_REG (0x020C)

Continued from the previous page...

SOC_ETM_MCPWM1_TASK_CMPRO_A_UP_ST_CLR	Configures	whether	to	clear
MCPWM1_TASK_CMPRO_A_UP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_TASK_CMPR1_A_UP_ST_CLR	Configures	whether	to	clear
MCPWM1_TASK_CMPR1_A_UP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_TASK_CMPR2_A_UP_ST_CLR	Configures	whether	to	clear
MCPWM1_TASK_CMPR2_A_UP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_TASK_CMPRO_B_UP_ST_CLR	Configures	whether	to	clear
MCPWM1_TASK_CMPRO_B_UP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_TASK_CMPR1_B_UP_ST_CLR	Configures	whether	to	clear
MCPWM1_TASK_CMPR1_B_UP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_TASK_CMPR2_B_UP_ST_CLR	Configures	whether	to	clear
MCPWM1_TASK_CMPR2_B_UP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_TASK_GEN_STOP_ST_CLR	Configures	whether	to	clear
MCPWM1_TASK_GEN_STOP.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_MCPWM1_TASK_TIMER0_SYN_ST_CLR	Configures	whether	to	clear
MCPWM1_TASK_TIMER0_SYN.				
0: Invalid. No effect				
1: Clear				
(WT)				

Register 13.36. SOC_ETM_TASK_ST4_CLR_REG (0x020C)

Continued from the previous page...

SOC_ETM_MCPWM1_TASK_TIMER1_SYN_ST_CLR Configures whether to clear
MCPWM1_TASK_TIMER1_SYN.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_TASK_TIMER2_SYN_ST_CLR Configures whether to clear
MCPWM1_TASK_TIMER2_SYN.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_TASK_TIMER0_PERIOD_UP_ST_CLR Configures whether to clear
MCPWM1_TASK_TIMER0_PERIOD_UP.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_TASK_TIMER1_PERIOD_UP_ST_CLR Configures whether to clear
MCPWM1_TASK_TIMER1_PERIOD_UP.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_TASK_TIMER2_PERIOD_UP_ST_CLR Configures whether to clear
MCPWM1_TASK_TIMER2_PERIOD_UP.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_TASK_TZO_OST_ST_CLR Configures whether to clear
MCPWM1_TASK_TZO_OST.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_TASK_TZ1_OST_ST_CLR Configures whether to clear
MCPWM1_TASK_TZ1_OST.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_TASK_TZ2_OST_ST_CLR Configures whether to clear
MCPWM1_TASK_TZ2_OST.

0: Invalid. No effect

1: Clear

(WT)

Register 13.36. SOC_ETM_TASK_ST4_CLR_REG (0x020C)

Continued from the previous page...

SOC_ETM_MCPWM1_TASK_CLRO_ST_CLR Configures whether to clear MCPWM1_TASK_CLRO_ST.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_TASK_CLR1_ST_CLR Configures whether to clear MCPWM1_TASK_CLR1_ST.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_TASK_CLR2_ST_CLR Configures whether to clear MCPWM1_TASK_CLR2_ST.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_TASK_CAPO_ST_CLR Configures whether to clear MCPWM1_TASK_CAPO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_TASK_CAP1_ST_CLR Configures whether to clear MCPWM1_TASK_CAP1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_MCPWM1_TASK_CAP2_ST_CLR Configures whether to clear MCPWM1_TASK_CAP2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_ADC_TASK_SAMPLE0_ST_CLR Configures whether to clear ADC_TASK_SAMPLE0.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.36. SOC_ETM_TASK_ST4_CLR_REG (0x020C)

Continued from the previous page...

SOC_ETM_ADC_TASK_STARTO_ST_CLR Configures whether to clear ADC_TASK_STARTO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_ADC_TASK_STOPO_ST_CLR Configures whether to clear ADC_TASK_STOPO.

0: Invalid. No effect

1: Clear

(WT)

Register 13.37. SOC_ETM_TASK_ST5_CLR_REG (0x0214)

SOC_ETM_GDMA_AXI_TASK_IN_START_CH1_ST_CLR	SOC_ETM_GDMA_AXI_TASK_OUT_START_CH0_ST_CLR	SOC_ETM_GDMA_AHB_TASK_OUT_START_CH2_ST_CLR	SOC_ETM_GDMA_AHB_TASK_OUT_START_CH1_ST_CLR	SOC_ETM_GDMA_AHB_TASK_IN_START_CH0_ST_CLR	SOC_ETM_GDMA_AHB_TASK_IN_START_CH2_ST_CLR	SOC_ETM_RTC_TASK_TRIGGERFLW_ST_CLR	SOC_ETM_RTC_TASK_STOP_ST_CLR	SOC_ETM_ULP_TASK_START_ST_CLR	SOC_ETM_ULP_TASK_INT_CPU_ST_CLR	SOC_ETM_I2S2_TASK_WAKEUP_CPU_ST_CLR	SOC_ETM_I2S2_TASK_STOP_TX_ST_CLR	SOC_ETM_I2S2_TASK_STOP_RX_ST_CLR	SOC_ETM_I2S1_TASK_START_TX_ST_CLR	SOC_ETM_I2S1_TASK_STOP_RX_ST_CLR	SOC_ETM_I2S1_TASK_STOP_RX_ST_CLR	SOC_ETM_I2S0_TASK_START_TX_ST_CLR	SOC_ETM_I2S0_TASK_STOP_TX_ST_CLR	SOC_ETM_I2S0_TASK_STOP_RX_ST_CLR	SOC_ETM_TMPSNSR_TASK_START_TX_ST_CLR	SOC_ETM_TMPSNSR_TASK_STOP_TX_ST_CLR	SOC_ETM_REGDMA_TASK_START_SAMPLE_ST_CLR	SOC_ETM_REGDMA_TASK_START3_ST_CLR	SOC_ETM_REGDMA_TASK_START2_ST_CLR	SOC_ETM_REGDMA_TASK_START1_ST_CLR	SOC_ETM_REGDMA_TASK_START0_ST_CLR						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

Reset

SOC_ETM_REGDMA_TASK_START0_ST_CLR Configures whether to clear REGDMA_TASK_START0.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_REGDMA_TASK_START1_ST_CLR Configures whether to clear REGDMA_TASK_START1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_REGDMA_TASK_START2_ST_CLR Configures whether to clear REGDMA_TASK_START2.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_REGDMA_TASK_START3_ST_CLR Configures whether to clear REGDMA_TASK_START3.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_TMPSNSR_TASK_START_SAMPLE_ST_CLR Configures whether to clear TMP-SNSR_TASK_START_SAMPLE.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.37. SOC_ETM_TASK_ST5_CLR_REG (0x0214)

Continued from the previous page...

SOC_ETM_TMPSNSR_TASK_STOP_SAMPLE_ST_CLR Configures whether to clear TMP-SNSR_TASK_STOP_SAMPLE.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2SO_TASK_START_RX_ST_CLR Configures whether to clear I2SO_TASK_START_RX.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2SO_TASK_START_TX_ST_CLR Configures whether to clear I2SO_TASK_START_TX.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2SO_TASK_STOP_RX_ST_CLR Configures whether to clear I2SO_TASK_STOP_RX.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2SO_TASK_STOP_TX_ST_CLR Configures whether to clear I2SO_TASK_STOP_TX.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2S1_TASK_START_RX_ST_CLR Configures whether to clear I2S1_TASK_START_RX.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2S1_TASK_START_TX_ST_CLR Configures whether to clear I2S1_TASK_START_TX.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.37. SOC_ETM_TASK_ST5_CLR_REG (0x0214)

Continued from the previous page...

SOC_ETM_I2S1_TASK_STOP_RX_ST_CLR Configures whether to clear I2S1_TASK_STOP_RX.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2S1_TASK_STOP_TX_ST_CLR Configures whether to clear I2S1_TASK_STOP_TX.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2S2_TASK_START_RX_ST_CLR Configures whether to clear I2S2_TASK_START_RX.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2S2_TASK_START_TX_ST_CLR Configures whether to clear I2S2_TASK_START_TX.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2S2_TASK_STOP_RX_ST_CLR Configures whether to clear I2S2_TASK_STOP_RX.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_I2S2_TASK_STOP_TX_ST_CLR Configures whether to clear I2S2_TASK_STOP_TX.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_ULP_TASK_WAKEUP_CPU_ST_CLR Configures whether to clear ULP_TASK_WAKEUP_CPU.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.37. SOC_ETM_TASK_ST5_CLR_REG (0x0214)

Continued from the previous page...

SOC_ETM_ULP_TASK_INT_CPU_ST_CLR Configures whether to clear ULP_TASK_INT_CPU.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_RTC_TASK_START_ST_CLR Configures whether to clear RTC_TASK_START.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_RTC_TASK_STOP_ST_CLR Configures whether to clear RTC_TASK_STOP.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_RTC_TASK_CLR_ST_CLR Configures whether to clear RTC_TASK_CLR.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_RTC_TASK_TRIGGERFLW_ST_CLR Configures whether to clear RTC_TASK_TRIGGERFLW.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_TASK_IN_START_CHO_ST_CLR Configures whether to clear GDMA_AHB_TASK_IN_START_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_TASK_IN_START_CH1_ST_CLR Configures whether to clear GDMA_AHB_TASK_IN_START_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_GDMA_AHB_TASK_IN_START_CH2_ST_CLR Configures whether to clear GDMA_AHB_TASK_IN_START_CH2.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.37. SOC_ETM_TASK_ST5_CLR_REG (0x0214)

Continued from the previous page...

SOC_ETM_GDMA_AHB_TASK_OUT_START_CHO_ST_CLR	Configures	whether	to	clear
GDMA_AHB_TASK_OUT_START_CHO.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AHB_TASK_OUT_START_CH1_ST_CLR	Configures	whether	to	clear
GDMA_AHB_TASK_OUT_START_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AHB_TASK_OUT_START_CH2_ST_CLR	Configures	whether	to	clear
GDMA_AHB_TASK_OUT_START_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_TASK_IN_START_CHO_ST_CLR	Configures	whether	to	clear
GDMA_AXI_TASK_IN_START_CHO.				
0: Invalid. No effect				
1: Clear				
(WT)				
SOC_ETM_GDMA_AXI_TASK_IN_START_CH1_ST_CLR	Configures	whether	to	clear
GDMA_AXI_TASK_IN_START_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				

Register 13.38. SOC_ETM_TASK_ST6_CLR_REG (0x021C)

[illegible]

SOC_ETM_GDMA_AXI_TASK_IN_START_CH2_ST_CLR	Configures	whether	to	clear
GDMA_AXI_TASK_IN_START_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_GDMA_AXI_TASK_OUT_START_CHO_ST_CLR	Configures	whether	to	clear
GDMA_AXI_TASK_OUT_START_CHO.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_GDMA_AXI_TASK_OUT_START_CH1_ST_CLR	Configures	whether	to	clear
GDMA_AXI_TASK_OUT_START_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_GDMA_AXI_TASK_OUT_START_CH2_ST_CLR	Configures	whether	to	clear
GDMA_AXI_TASK_OUT_START_CH2.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_PMU_TASK_SLEEP_REQ_ST_CLR Configures whether to clear PMU_TASK_SLEEP_REQ.

- 0: Invalid. No effect
- 1: Clear

(WT)

Continued on the next page...

Register 13.38. SOC_ETM_TASK_ST6_CLR_REG (0x021C)

Continued from the previous page...

SOC_ETM_DMA2D_TASK_IN_START_CHO_ST_CLR Configures whether to clear
DMA2D_TASK_IN_START_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_DMA2D_TASK_IN_START_CH1_ST_CLR Configures whether to clear
DMA2D_TASK_IN_START_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_DMA2D_TASK_IN_DSCR_READY_CHO_ST_CLR Configures whether to clear
DMA2D_TASK_IN_DSCR_READY_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_DMA2D_TASK_IN_DSCR_READY_CH1_ST_CLR Configures whether to clear
DMA2D_TASK_IN_DSCR_READY_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_DMA2D_TASK_OUT_START_CHO_ST_CLR Configures whether to clear
DMA2D_TASK_OUT_START_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_DMA2D_TASK_OUT_START_CH1_ST_CLR Configures whether to clear
DMA2D_TASK_OUT_START_CH1.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_DMA2D_TASK_OUT_START_CH2_ST_CLR Configures whether to clear
DMA2D_TASK_OUT_START_CH2.

0: Invalid. No effect

1: Clear

(WT)

Continued on the next page...

Register 13.38. SOC_ETM_TASK_ST6_CLR_REG (0x021C)

Continued from the previous page...

SOC_ETM_DMA2D_TASK_OUT_DSCR_READY_CHO_ST_CLR Configures whether to clear DMA2D_TASK_OUT_DSCR_READY_CHO.

0: Invalid. No effect

1: Clear

(WT)

SOC_ETM_DMA2D_TASK_OUT_DSCR_READY_CH1_ST_CLR	Configures	whether	to	clear
DMA2D_TASK_OUT_DSCR_READY_CH1.				
0: Invalid. No effect				
1: Clear				
(WT)				

SOC_ETM_DMA2D_TASK_OUT_DSCR_READY_CH2_ST_CLR Configures whether to clear DMA2D_TASK_OUT_DSCR_READY_CH2.

0: Invalid. No effect

1: Clear


(WT)

Register 13.39. SOC_ETM_CLK_EN_REG (0x0220)

[illegible]

SOC_ETM_CLK_EN Configures register clock gating.
 0: Support clock only when application writes registers
 1: Force on clock gating for registers
 (R/W)

Register 13.40. SOC_ETM_DATE_REG (0x0224)



SOC_ETM_DATE Version control register. (R/W)